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Foreword

Transact'06
Transact706was held in conjunction with PLDI on June 11,
11, 2006 in Ottawa,
Canada.
Canada. The goal of the workshop as stated in the call for papers was to
provide a forum
forum for the presentation of novel research covering all aspects
of transactional computing,
computing, including new software or hardware techniques,
algorithms,
algorithms, implementations,
implementations, and analyses.
In response to the call,
call, 19
19 high-quality
high-quality submissions were received, including two submissions from PC
P C members. Each submission was rigorously
reviewed by at least three members of the program commmittee;
commmittee; in several
solicited. After extensive
instances, outside reviews from
from experts were also solicited.
presentation at the workshop.
deliberation,
deliberation, 10
10 papers were chosen for presentation
PC
II would like
like thank all the members of the P
C for their thoughtful and detailed
reviews, Jan Vitek for kindly agreeing to serve as General Chair, the steering
committee for
for their useful advice on the workshop organization and theme,
and to all the participants, for making the workshop a success.

Sincerely,

Suresh Jagannathan
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Invited Talk:
Talk:
Nesting Transactions:
Transactions: Why and What do we need?
Eliot Moss,
Moss, University of Massachusetts Amherst
We are
are seeing
seeing many proposals supporting atomic transactions in programming languages,
languages, software libraries,
libraries, and hardware, some with and some without support for
for nested transactions.
transactions. I argue that it is important to support
nesting,
nesting, and to go beyond closed nesting to open nesting. I will argue as to
the general form
form open nesting should take and why, namely that it is a property of classes
classes (data
(data types)
types) not code regions, and must include support for
programmed concurrency control as well as programmed rollback. I will also
touch on the implications for
for software or hardware transactional memory in
order to support open nesting of this kind.
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Abstract
Abstract
Recent
Recent years
years have
have seen
seen the
the development of several
several different systems
tems for
for software
software transactional
transactional memory (STM).
(STM). Most either employ
ploy locks
locks in
in the
the underlying
underlying implementation or depend on threadsafe
safe general-purpose
general-purpose garbage
garbage collection to collect stale data and
metadata.
metadata.
We
We consider the
the design of low-overhead,
low-overhead, obstruction-free software
ware transactional
transactional memory
memory for
for non-garbage-collected languages.
languages.
Our
Our design
design eliminates dynamic allocation of transactional metadata
data ~d
and co-locates data that are
are separate in other systems, thereby
reducmg
reducing the
the expected number of cache misses on the common~ase
case code
code path,
path, while
while preserving nonblocking
nonbloclung progress and requirrequirmg
ing no
no atomic
atomic instructions other than single-word load, store,
store, and
compare-and-swap
load-linkedlstore-conditional). We also emcompare-and-swap (or
(or load-linked/store-conditional).
ploy
ploy aa simple,
simple, epoch-based storage
storage management system and introduce
duce aa novel
novel conservative
conservative mechanism to make
make reader transactions
visible
visible to
to writers
writers without inducing additional
additional metadata copying or
dynamic
dynamic allocation.
allocation. Experimental
Experimental results show
show throughput signifisignificantly
cantly higher
higher than
than that
that of existing nonblocking STM systems, and
highlight
highlight significant
significant application-specific
application-specific differences among conflict
flict detection
detection and
and validation strategies.
strategies.

General
General Terms
Terms transactional
transactional memory,
memory, nonblocking synchronization,
nization, obstruction freedom,
freedom, storage
storage management, visible readers

1.
1. Introduction
Introduction
Recent years have
have seen
seen the
the development
development of several
several new systems for
Recent
software transactional
transactional memory
memory (STM).
(STM). Interest in these systems
systems is
software
high because
because hardware vendors have
have largely
largely abandoned the quest
high
for faster uniprocessors,
uniprocessors, and 40 years
years of evidence suggests that only
for
the most
most talented programmers can write good lock-based code.
code.
the
In comparison
comparison to
to locks,
locks, transactions avoid the correctness probIn
lems of
of priority
priority inversion,
inversion, deadlock,
deadlock, and vulnerability to thread
lems
as the
the performance problems of lock convoying
convoying
failure, as
as well
well as
failure,
and vulnerability
vulnerability to
to preemption and page faults.
faults. Perhaps most imand
portant, they
they free
free programmers from
from the unhappy
unhappy choice between
portant,
concurrency and
and conceptual
conceptual clarity:
clarity: transactions combine,
combine, to first
first
concurrency
approximation, the
the simplicity
simplicity of a single coarse-grain lock with the
approximation,
high-contention performance of fine-grain
fine-grain locks.
locks.
high-contention
Originally proposed by Herlihy and Moss as
as a hardware mechOriginally
[16], transactional
transactional memory
memory (TM)
(TM) borrows the notions of
anism [16],
anism
atomicity, consistency,
consistency, and
and isolation from
from database transactions. In
atomicity,
work was
was supported
supported in part by NSF grants
grants CCR-0204344,
CCR-0204344, CNSCNS•'This
This work
IBM Faculty Partnership
Partnership Award;
Award; and by
IBM
financial and
and equipment
equipment support
support from
from Sun
Sun Microsystems;
Microsystems; and financial
financial
support from
from Intel.
Intel.
support
041 1127, and
and CN~-0509270;
CNS-0509270; an
an
04111~7,

of code as atomic, and
a nutshell, the programmer labels a body of
the underlying system finds a way to execute it together with other
linearize 1141
[14]
atomic sections in such a way that they all appear to linearize
in an order consistent with their threads' other activities. When two
active transactions are found to be mutually incompatible, one will
automatically. The ability to abort transactions
abort and restart automatically.
of fine-grain
eliminates the complexity (and potential deadlocks) of
locking protocols. The ability to execute (nonconflicting) transactions simultaneously leads to potentially high performance: a
high-quality implementation should maximize physical parallelism
among transactions whenever possible, while freeing the programof doing so.
mer from the complexity of
Modern TM systems may be implemented in hardware, in softof the two. We focus here on software, or in some combination of
ware. Some STM systems are implemented using locks [2,25,32].
ware.
Others are nonblocking [4, 5, 9, 13, 21.1.
21]. While there is evidence
that lock-based STM may be faster in important cases (notably
of creating new copies of
of to-bebecause they avoid the overhead of
of the traditional
modified objects), such systems solve only some of
concurrency/clarity
problems of locks: they eliminate the crucial concurrencylclarity
tradeoff, but they remain vulnerable to priority inversion, thread
failure, convoying,
convoying, preemption, and page faults. We have chosen in
our work to focus on nonblocking STM.
specifically, we focus on obstruction-free STM, which
More specifically,
simplifies
of linearizable semantics by allowsimplifies the implementation of
mg forward progress to be delegated to an out-of-band contention
ing
manager. As described by Herlihy et al. [12], an obstruction-free
algorithm guarantees that a given thread, starting from any feasible system state, will make progress in a bounded number of
of
steps if other threads refrain from performing conflicting operas.teps
tions. Among published STM systems, DSTM [13], WSTM [9],
[9].
ASTM [21], and (optionally) SXM [5] are obstruction-free. DSTM,
ASTM, and SXM employ explicitly segregated contention management modules. Experimentation with these systems confirms that
carefully tuned contention management can dramatically improve
performance in applications with high contention [5,6,26,27,28].
[5,6,26,27,28].
Existing STM systems also differ with respect to the granularity
of shari.ng.
sharing. A few,
few, notably WSTM [9] and (optionally) McHT
McR!' [25],
are typically described as word-based, though the more general
term might be "block-based": they detect conflicts and enforce
consistency on fixed-size
fixed-size blocks of
of memory, independent of
of highlevel data semantics. Most proposals for hardware transactional
memory similarly operate at the granularity of
8,22,
of cache lines [I,
[1,8,22,
23,241.
23,24]. While block-based TM appears to be the logical choice for
hardware implementation, it is less attractive for software: the need
to instrument all-or
all-or at least most-load
most-load and store instructions
may impose unacceptable overheads. In the spirit of
of traditional file
system operations, object-based STM systems employ an explicit
open operation that incurs the bookkeeping overhead once, up
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front, for all transactional accesses to some language-level object.
front,
STM.
The rest of this paper focuses on object-based STM.
Object-based STM systems are often but not always paired with
object-oriented languages. One noteworthy exception is Fraser's
[4], which supports a C-based API. DSTM and ASTM are
OSTM [4],
C#. Implementations for languages like
Java-based. SXM is for CU.
these benefit greatly from the availability of automatic garbage
[lo]). Object-based STM systems
collection (as does STM Haskell [10]).
have tended to allocate large numbers of dynamic data copies and
figuring out when to manually reclaim these is
metadata structures; figuring
a daunting task.
task.
While recent innovations have significantly reduced the cost
of STM, current systems are still nearly an order of magnitude
slower than lock-based critical sections for simple, uncontended
operations. A major goal of the work reported here is to understand
the remaining costs, to reduce them wherever possible, and to
unavoidable. Toward this end we have
explain why the rest are unavoidable.
developed the Rochester Software Transactional Memory runtime
(RSTM), which (1) employs only a single level of indirection to
access data objects (rather than the more common two), thereby
reducing cache misses, (2)
(2) avoids dynamic allocation or collection
of per-object or per-transaction metadata, (3) avoids any copying of
objects for read-only transactions, (4) avoids tracing or reference
variety
counting garbage collection altogether, and (5) supports a variety
of options for conflict detection and contention management.
RSTM is written in C++, allowing its API to make use of
inheritance and templates. It could also be used in C, though such
convenient. We do not yet believe the system
use would be less convenient.
is as fast as possible, but preliminary results suggest that it is a
significant step in the right direction, and that it is convenient,
robust, and fast enough to provide a highly attractive alternative
to locks in many applications.
In Section 2 we briefly survey existing STM systems, focusing on the functionality they must provide and the overheads they
suffer. Section 3 introduces our RSTM system, focusing
focusing
typically suffer.
on metadata management, storage management, and the C++ API.
Section 4 presents performance results. We compare RSTM to both
fine-grain locking on a variety of common microbenchcoarse and fine-grain
marks; and apportion that overhead among memory management,
data copying, conflict detection, contention management, and other
object and transaction bookkeeping. Section 5 summarizes our conclusions and enumerates issues for future research.

Systems
2. Existing STM Systems
Existing STM systems can be categorized in many ways, several
291. All
of which are explored in our previous papers [19, 20, 21, 29].
share certain fundamental characteristics: shared memory is organized as a collection of logical or physical blocks, which determine the granularity at which accesses may be made. A transaction
first acquire ownership
that wishes to update several blocks must first
of those blocks. Ownership resembles a revocable ("stealable")
[ l I]. Any transaction that wishes to access an acquired block
lock [11].
can find the descriptor of the transaction that owns it. The descriptor indicates whether the owner is active, committed,
committed, or aborted. A
block that belongs to an active transaction can be stolen only if the
owner.
stealer first aborts the owner.
confit detection: it makes
Acquisition is the hook that permits conflict
writers visible to one another and to readers. Acquisition can occur
any time between the initial access to a block and final
final transaction
commit. Later acquisition allows greater speculation in TM impleconflictmentations, and provides more opportunity for potentially conflicting transactions to execute in parallel. Parallelism between a writer
and a group of readers can be 100%
100% productive if the writer finishes
finishes
speculative:
last. Parallelism among multiple writers is more purely speculative:
only one can commit, but there is in general no way to tell up front

2

which one it "ought" to be. Once readers or writers are visible,
choosing the circumstances under which to steal a block (and thus
to abort the owner) is the problem of contention management.

2.1 Major Design Decisions
2.1
1, most STM proposals work at the granularAs noted in Section 1,
ity of language-level objects, accessed via pointers. A transaction
that wishes to access an object opens it for read-only or read-write
access. (An object already open for read-only access may also be
upgraded to read-write access.) If the object may be written, the
transaction creates a new copy on which to make modifications.
Some time prior to committing, the transaction must acquire each
modify, and ensure that no other transaction has
object it wishes to modify,
versions of
acquired any of the objects it has read. Both old and new versions
acquired objects remain linked to system metadata while the transactive. A one-word change to the transaction descriptor
action is active.
implicitly effects all new versions as valid if the transaction commits, or restores all old versions if it aborts.
Metadata organization.
organization. Information about acquired objects
must be maintained in some sort of transactional metadata. This
metadata may be organized in many ways. Two concrete possibilial. [13],
ties appear in Figures 1 and 2. In the DSTM of Herlihy et al.
(Figure 1),
I), an Object Header (pointer) points at a hLocator
c a t o r structure,
turn points at old and new copies of the data, and at the
which in tum
descriptor of the most recent transaction to acquire the object. If
the transaction has committed, the new copy of the data is current.
If the transaction has aborted, the old copy of the data is current. If
the transaction is active, the data cannot safely be read or written
by any other transaction. A writer acquires an object by creating
and initializing a new copy of the data and a new Locator structure,
and installing this Locator in the Object Header using an atomic
compare-and-swap (CAS) instruction.
instruction.'l
In the OSTM of Fraser and Harris [3], (Figure 2), an Object
Header usually points directly at the current copy of the data. To
acquire an object for read-write access, a transaction changes the
descriptor. The descriptor,
Object Header to point at the transaction descriptor.
turn, contains lists of objects opened for read-only or read-write
in tum,
access. List entries for writable objects include pointers to old and
new versions of the data. The advantage of this organization is
that a conflicting transaction (one that wishes to access a currently
competitor's metadata.
acquired object) can easily find all of its competitor's
The disadvantage is that it must peruse the competitor's read-write
list to find the current copy of any given object. We refer to the
DSTM approach as per-object metadata; we refer to the OSTM
approach as per-transaction metadata. Our RSTM system uses perobject metadata, but it avoids the need for Locators by merging
their contents into the newer data object, which in turn points to the
older. Details can be found in Section 3.
older.

detection. Existing STM systems also differ in the
Conflict detection.
time at which writers acquire objects and perform conflict de[5], WSTM [9],
[9],
tection. Some systems, including DSTM, SXM [5],
and McRT [25], are eager: writers acquire objects at open time.
Others, including OSTM, STM Haskell [10],
[lo], and Transactional
Monitors [32], are lazy:
lazy: they delay acquires until just
just before commit time.
time. Eager acquire allows conflicts between transactions to
be detected early, possibly avoiding useless work in transactions
that are doomed to abort. At the same time, eager acquire admits
the possibility that a transaction will abort a competitor and then
fail to commit itself, thereby wasting any work that the aborted
competitor had already performed. Lazy acquire has symmetric
properties: it may allow doomed transactions to continue, but it
properties:
1
Throughout this paper we use CAS
'Throughout
CAS for atomic updates. In all cases loadlinkedlstore-conditionalwould be equally acceptable.
linked/store-conditional
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Figure 1.
1. The
The Dynamic
Dynamic Software
Software Transactional
Transactional MemMemory
ory (DSTM)
(DSTM) of Herlihy et al.
al. A writer acquires an object
ject at
at open
open time.
time. It creates
creates and
and initializes a new Locator (with aa pointer to
to a new copy
copy of the previously
previously valid
Data
Data Object),
Object), and
and installs
installs this
this Locator in the Object
Header using
using an
an atomic
atomic compare-and-swap instruction.
instruction.

Figure 2. The Object-Based Software Transactional Memory (OSTM) of
of Fraser
and Harris. Objects are added to the a transaction's read-only and read-write lists
at open time.
time. To acquire an object, a writer uses a compare-and-swap instruction
to swing the Object Header's pointer from the old version of
of the Data Object
Object to
the Transaction Descriptor.
Descriptor. After the transaction commits (or aborts), a separate
cleanup phase swings the pointer from the Transaction Descriptor to the new (or
old)
old) version of the Data Object.

may
may also
also overlook
overlook potential
potential conflicts
conflicts that never actually materialize.
alize. In
In particular,
particular, lazy acquire
acquire potentially allows short-running
readers
readers to
to commit in parallel
parallel with the execution
execution of a long-running
writer
writer that
that also
also commits.
commits.
In
In either case-eager
case-eager or lazy conflict detection-writers
detection-writers are
visible to
to readers
readers and to
to writers.
writers. Readers mayor
may or may not, however,
be
be visible to
to writers.
writers. In the original
original version
version of DSTM, readers are
invisible:
invisible: aa reader
reader that opens an object after a writer can make an
explicit
explicit decision
decision as
as to
to which
which of the two transactions
transactions should take
precedence,
precedence, but a writer
writer that opens
opens an object after a reader has no
such
such opportunity.
opportunity. Newer versions
versions of DSTM add an explicit list of
visible
visible readers
readers to
to every
every transactional
transactional object,
object, so
so writers, too, can
detect
detect concurrent
concurrent readers.
readers. The
The visibility
visibility of readers
readers also has a major
impact
impact on
on the
the cost of validation,
validation, which
which we discuss
discuss later in this
section.
[21], RSTM currently
section. Like
Like our Java-based
Java-based ASTM system
system [21],
supports
supports both
both eager and
and lazy acquire.
acquire. It also supports both visible
and
and invisible
invisible readers.
readers. The
The results
results in Section 44 demonstrate that all
four combinations
combinations can
can be beneficial,
beneficial, depending on the application.
four
Adapting intelligently
intelligently among these is
is a focus
focus of ongoing work.

of an explicit contention manager,
this mechanism takes the form of
which prevents, in practice, both livelock and starvation. When a
transaction A finds that the object it wishes to open has already
E, A calls the contention
been acquired
acquired by some other transaction B,
E, abort itself, or wait for
manager to determine whether to abort B,
E may complete. The design of
of contention
a while in the hope that B
of research [6,7,26,27,28].
[6, 7, 26, 27, 28].
management policies is an active area of
Our RSTM is also obstruction-free. The experiments reported in
Section 4 use the "Polka" policy we devised for DSTM [27].

Contention management.
management. An STM system
system that uses lazy acContention
quire knows
knows the
the complete set
set of objects it will access before it acquire
quires any
any of them.
them. It can sort its
its read-write list by memory address
quires
and acquire
acquire them in
in order,
order, thereby
thereby avoiding
avoiding circular dependences
dependences
and
among transactions
transactions and,
and, thus,
thus, deadlock.
deadlock. OSTM implements a simamong
ple strategy
strategy for
for conflict resolution:
resolution: if two transactions
transactions attempt to
ple
write the
the same
same object,
object, the
the one
one that acquires the object first
first is considwrite
ered to
to be
be the
the "winner". To
To ensure nonblocking progress, the laterered
arriving thread
thread (the
(the "loser") peruses the winner's metadata and rearriving
cursively helps itit complete its
its commit,
commit, in case it has been delayed
cursively
due to
to preemption
preemption or a page
page fault.
fault. As a consequence, OSTM is able
due
to guarantee lock
lockfreedom
[IS]: from
from the point of view of any given
to
freedom [15]:
thread, the
the system
system as
as a whole
whole makes
makes forward
forward progress in a bounded
thread,
steps.
number of time steps.
Unfortunately, helping
helping may result in heavy interconnect conUnfortunately,
tention and
and high
high cache
cache miss
miss rates.
rates. Lock freedom also leaves
leaves open
tention
e.g. if it tries
tries repeatedly
the possibility
possibility that
that a thread will
will starve,
starve, e.g.
the
to execute
execute a long,
long, complex
complex transaction in the face
face of a continual
continual
to
stream of short
short conflicting
conflicting transactions
transactions in other threads.
threads.
stream
Many nonblocking
nonblocking STM
STM systems,
systems, including
including DSTM, SXM,
Many
WSTM, and
and ASTM,
ASTM, provide a weaker guarantee of obstruction
WSTM,
freedom [12]
[12] and
and then
then employ
employ some external
external mechanism to maintain forward
forward progress.
progress. In the
the case
case of DSTM,
DSTM, SXM,
SXM, and ASTM,
tain

Readers. Transactions in a nonblocking object-based
Validating Readers.
of each to-be-written
STM system create their own private copy of
Data Object. These copies become visible to other transactions at
acquire time, but are never used by other transactions unless and
until the writer commits, at which point the data object is immutable. A transaction therefore knows that its Data Objects, both
read and written, will never be changed by any other transaction.
Moreover,
Moreover, with eager acquire a transaction A can verify that it still
owns all of the objects in its write set simply by checking that the
active: to steal one
status word in its own transaction descriptor is active:
of A's objects, a competing transaction must first abort A.
But what about the objects in A's
A's read set or those in A's
A's write
set for a system that does lazy acquire? If
If A's
A's interest in these
objects is not visible to other transactions, then a competitor that
acquires one of these objects will not only be unable to perform
contention management with respect to A (as noted in the paragraph on conflict detection above), it will also be unable to inform
A of its acquire. While A will, in such a case, be doomed to abort
when it discovers (at commit time) that it has been working with
an out-of-date version of
of the object, there is a serious problem inbetween:
between: absent machinery not yet discussed, a doomed transaction may open and work with mutually
mutually inconsistent
inconsistent copies of
of different objects. If
If the transaction is unaware of
of such inconsistencies it may inadvertently perform erroneous operations that cannot
be undone on abort. Certain examples, including addresslalignment
address/alignment
errors and illegal instructions, can be caught by establishing an appropriate signal handler.
handler. One can even protect against spurious infinite loops by double-checking transaction status in response to a
finite
periodic timer signal. Absent complete sandboxing, however [31]
(implemented via compiler support or binary rewriting), we do not
consider it feasible to tolerate inconsistency: use of
of an invalid data

3
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or
or code
code pointer can lead to
to modification of arbitrary (nontransactional)
tional) data or execution
execution of arbitrary code?
code.'
In
In the
the original
original version
version of DSTM, with invisible readers, a transaction
action avoids
avoids potential
potential inconsistency by maintaining a private read
list
remembers all
all values
values (references) previously returned by
list that remembers
read.
read. On
On every
every subsequent read
read the transaction checks to make
sure
sure these
these values
values are
are still
still valid,
valid, and aborts if any is not. Unfortunately,
read objects,
objects, this
this incremental validation incurs O(n
0 ( n Z2) )
nately, for
for nn read
aggregate
aggregate cost.
cost. Visible
Visible readers
readers solve
solve the problem:
problem: a writer that wins
at
at contention
contention management explicitly
explicitly aborts all visible readers of an
object
object at
at acquire
acquire time.
time. Readers, for
for their part, can simply doublecheck
check their
their own
own transaction status
status when opening a new object-an
object-an
0(1)
O(1) operation.
operation. Unfortunately,
Unfortunately, visible readers obtain this asymptotic
totic improvement at the expense of a significant increase in contention:
tention: by writing
writing to
to metadata that would otherwise only be read,
visible
visible readers
readers tend to
to invalidate useful
useful lines in the caches of other
readers.
readers.
Memory
Memory Management. Since most STM
STM systems do not use sigof aunals
nals to
to immediately
immediatelv abort doomed transactions,
transactions. some degree
degree
"
tomatic
tomatic storage reclamation is
is necessary.
necessary. For example, if transaction
tion TA
TAreads
reads an
an object
object 00 invisibly
invisibly and is
is then aborted (implicitly)
by transaction
TBacquiring 0,
0 , it is
is possible for TA
TAto run for an artransaction TB
bitrary
0 . Consequently,
bitrary amount
amount of time,
time, reading stale values
values from O.
even
even if TB
TBcommits, it cannot reclaim space for the older version
of
until itit knows
knows that TA
TAhas detected that it has been aborted.
of 00 until
This
This problem is
is easily
easily handled by a general
general purpose garbage
collector.
collector. However,
However, in
in languages such as C++ that permit explicit memory
memory management, we believe that the reclamation policy
should be decided
decided by the programmer; existing code that carefully
should
its memory
memory should not have
have to accept the overhead of a
manages its
tracing
tracing collector simply
simply to
to use transactions.
transactions. Instead we provide in
RSTM
transactional objects
RSTM an
an epoch-based collection policy for transactional
only.
only.

2.2 Potential Sources
Sources of Overhead
2.2
In trying
trying to
to maximize the
the performance of STM,
STM, we must consider
In
several possible sources
sources of overhead:
overhead:
several

n + l1
Bookkeeping. Object-based STM
STM typically requires at least n+
Bookkeeping.
CAS operations to
to acquire nn objects and commit. It may require an
CAS
additional nn CASes
CASes for
for post-commit cleanup of headers. Additional
additional
overhead is
is typically
typically incurred for
for private read lists and write lists.
lists.
overhead
These bookkeeping
bookkeeping operations impose
impose significant overhead in the
These
single-thread or low-contention case.
case. In the high-contention case
single-thread
they are
are overshadowed
overshadowed by the cost of cache misses. RSTM employs
they
read and
and write lists
lists in the
the common case to minimize
preallocated read
overhead, though it requires 2n + 11 CASes.
CASes. Cache
bookkeeping overhead,
misses are
are reduced in
in the presence of contention by employing
misses
novel metadata structure:
structure: as
as in OSTM,
OSTM, object headers typically
aa novel
directly at
at the
the current copy of the data;
data; but as in DSTM, the
point directly
current copy
copy of the
the data can always be found with at most three
current
memory accesses.
accesses. Details appear in Section 3.
3.
memory

+

Memory management. Both data objects and dynamically allocated metadata (transaction descriptors, DSTM Locators, OSTM
Object Handles) require memory management. In garbage-collected
of tracing and reclamation. In the
languages this includes the cost of
common case, RSTM avoids dynamic allocation altogether for
transaction metadata; for object data it marks old copies for deletion at commit time, and lazily reclaims them using a lightweight,
epoch-based scheme.
Conflict Resolution.
Resolution. Both the sorting required for deadlock
avoidance and the helping required for conflict resolution can incur
significant overhead in OSTM. The analogous costs in obstructionmanager-appear likely to
free systems-for
systems-for calls to a contention manager-appear
be lower in almost all cases, though it is difficult to separate these
costs cleanly from other factors.
resolution
In any TM system one might also include as conflict resolution
overhead the work lost to aborted transactions or to spin-based
waiting. Like our colleagues at Sun, we believe that obstructionof minimizing this useless work,
free systems have a better chance of
designer to choose
because they permit the system or application designer
a contention management policy that matches (or adapts to) the
access patterns of the offered workload [27].

Validation. RSTM is able to employ both invisible and visible
0(n 2 ) incremental
readers. As noted above, visible readers avoid O(n2)
of potentially significant contention.
validation cost at the expense of
of this tradeoff is the subject of
of future work.
A detailed evaluation of
In separate work we have developed a hardware mechanism
mechanism for
of read-write conflicts [30].
fast, contention-free announcement of
Visible readers in DSTM are quite expensive: to ensure linearizability, each new reader creates and installs a new Locator
Locator containing a copy of the entire existing reader list, with its own id
that reprepended. RSTM employs an alternative implementation that
duces this overhead dramatically.
Copying. Every writer creates a copy of
of every to-be-written object. For small objects the overhead of
of copying is dwarfed by other
bookkeeping overheads, but for a large object in which only a small
change is required, the unneeded copying can be significant. We
are pursuing hardware assists for in-place data update [29], but this
does nothing for legacy machines, and is beyond the scope of
of the
current paper. For nonblocking systems built entirely in software
we see no viable alternative to copies, at least without compiler
3
support. '

3. RSTM Details
In Section 2 we noted that RSTM (1) adopts a novel organization
of indirection in the common
for metadata, with only one level of
of anything other than (copies
case; (2) avoids dynamic allocation of
of) data objects, and provides a lightweight, epoch-based collector
for data objects; and (3) employs a lightweight
lightweight heuristic for visible
reader management. The first three subsections below elaborate on
these points. Section 3.4 describes the C++ API.
3.1

2'Suppose
Suppose

that mm 00 isis a virtual
virtual method of parent class P,
P, from
from which child
that
classes Cl
C 1 and
and Cz
C2 are
arederived.
Supposefurther
further that C2
C2 ..mm()O cannot be called
classes
derived. Suppose
safely from
from transactional
transactional code
code (perhaps
(perhaps it modifies
modifies global
global data under the
safely
assumption that
that some
some lock
lock isis held).
held). Now suppose
suppose that transaction Treads
T reads
assumption
objects xx and
and y,
y, where
where yy contains
contains aareference
identifies the type
reference to aaP
P and xx identifies
objects
of the
the reference
reference in
in yy as
as a (transaction-safe)
(transaction-safe)Cl
C 1 object.
object. Unfortunately,
Unfortunately, after
of
reads xx but before
before itit reads
reads y,
y, another transaction
transaction modifies both objects,
objects,
TT reads
putting aa C2
Cz reference
reference into
into yy and
and recording
recording this
this fact in x.
x. Because xx has
putting
been modified,
modified, TT isis doomed
doomed to
to abort,
abort, but if it does
does not abort right away,
away, it
been
may read the
the C2
Cz reference
reference in yy and
and call
call its
its unsafe method mO.
m 0 . While this
may
example isis admittedly
admittedly contrived,
contrived, it illustrates
illustrates a fundamental
fundamental problem:
problem: type
example
safety isis insufficient
insufficient to
to eliminate
eliminate the
the need for
for validation.
validation.
safety
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Metadata Management
Management
RSTM metadata is illustrated in Figure 3. Every shared object
is accessed through an Object Header, which is unique over the
lifetime of the object. The header contains a pointer to the Data
D)) allocated by the writer (call it W) that most
Object (call it D
recently acquired the object. (The header also contains a list of
of
visible readers; we defer discussion of
of these to Section 3.2.) If
If the
low bit of the New Data pointer is zero, then D is guaranteed to be
the current copy of
of the data, and its Owner and Old Data pointers
are no longer needed. If
of the New Data pointer
pointer is one,
If the low bit of
3 With

compiler support,
support, rollback is potentially viable.
viable.
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Status
Clean Bit
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t

Transaction
Descriptor

of a transaction, a thread sets the status of
of
At the beginning of
Descriptor to Active. On every subsequent
subsequent open of
of object A
its Descriptor
(assuming invisible readers), the thread (1) acquires A ifif opening it
(assuming
of
eagerly for write; (2) adds A to the private read list (in support of
of cleanup); (3) checks
future validations) or write list (in support of
hasn't
the status word in its Transaction Descriptor to make sure it hasn't
been aborted by some other transaction (this serves to validate
all objects previously opened for write); and (4) incrementally
all objects previously opened for read. Validation entails
validates allobjects
checking to make sure that the Data Object returned by an earlier
valid - that no transaction has acquired the
open operation is still valid-that
object in-between.
To effect an eager acquire, the transaction:

Fp2%+pl
I

New Data

Owner

I

Visible Reader 1I

Old Data

1 - 'IVisible Reader

n

Object Header

I

Data Object -

new version

ObjectData Object
old version

Figure 3. RSTM metadata. Transaction Descriptors are preallocated, one per thread (as are private read and write lists [not
shown]). A writer acquires an object by writing the New Data
pointer in the Object Header atomically. The Owner and Old
pointer
Data in the Data Object are never changed after initialization. The
"clean" bit in the Header indicates that the "new"
"new" Data Object is
"clean"
of its Owner may have
current, and that the Transaction Descriptor of
been reused. Visible Readers are updated non-atomically but conservatively.
servatively.
then D's Owner pointer is valid, as is W's Transaction Descriptor,
to which that pointer refers. If
If the Status field of the Descriptor is
Committed, then D is the current version of
of the object. If
If the Status
Committed,
is Aborted, then D's Old Data pointer is valid, and the Data Object
E)) is current. If
If the Status is Active, then
to which it refers (call it E
no thread can read or write the object without first aborting W
W.44
E's Owner and Old Data fields
are
definitely
garbage;
while
they
fields
may still be in use by some transaction that does not yet know it is
doomed, they will never be accessed by a transaction that finds
finds E
E
by going through D.
D.
To avoid dynamic allocation, each thread reuses a single statically allocated Transaction Descriptor across all of its transactions.
When it finishes a transaction, the thread traverses its local write
list and attempts to clean the objects on the list.
list. If the transaction commits successfully, the thread simply tries to CAS the low
bit of the New Data pointer from one to zero. If the transaction
aborted, the thread attempts to change the pointer from a dirty reference to D
D (low bit one) to a clean reference to E
E (low bit zero).
If the CAS fails, then some
some other thread has already performed
the cleanup operation or subsequently acquired the object. In either event,
event, the current thread marks the no-longer-valid Data Object for eventual
eventual reclamation (to
(to be described in Section 3.3).
3.3). Once
the thread reaches the end of its write list,
list, it knows that there are no
extant references to its Transaction Descriptor, so it can reuse that
Descriptor in the next transaction.
Because the Owner and Old Data fields
fields of Data Objects are
never changed after initialization, and because a Transaction Descriptor is never reused without cleaning the New Data pointers in
the Object Headers of all written objects,
objects, the status
status of an object
is uniquely determined by the value of the New Data pointer (this
assumes
assumes that Data Objects
Objects are
are never reused while any transaction
transaction
might retain a pointer to them;
them; see
see Section 3.3).
3.3). After following
a dirty New Data pointer and reading
reading the Transaction Descriptor's
Status,
T will attempt to
to clean the New Data pointer in
Status, transaction T
the header or,
is an eager
eager writer,
writer, install
install a new Data Object.
Object. In
or, if TT is
either case the CAS
CAS will
will fail
fail if any
any other transaction has modified
modified
the pointer in-between, in which case T
T will start over.
over.

1. reads the Object Header's
Header's New Data pointer.
1.

2. identifies the current Data Object, as described above.
3. allocates a new Data Object, copies data from the old to the
fields.
new, and initializes the Owner and Old Data fields.
header's New Data pointer to refer to
4. uses a CAS to update the header's
the new Data Object.
transaction's private write list, so the
5. adds the object to the transaction's
abort.
header can be cleaned up on abort.

As in DSTM, a transaction invokes a contention manager if it
finds that an object it wishes to acquire is already owned by some
finds
other in-progress transaction. The manager returns an indication
of whether the transaction's thread should abort the competitor,
of
abort itself, or wait for a while in the hope that the competitor will
complete.
3.2 Visible Readers
Readers

We
We have
have designed,
designed,but not yet implemented,
implemented, an extension
extension that would
would allow
allow
readers
readers to
to use
use the
the old
old version of the
the data
data while the current
current owner is
is Active,
Active,
in hopes
hopes of finishing
finishing before
before that owner commits.
commits.

Visible readers serve to avoid the aggregate quadratic cost of incrementally validating invisible reads. A writer will abort all visible
readers before acquiring an object, so if a transaction's status is
still Active, it can be sure that its visible reads are still valid.
valid. At
first
first blush one might think that the list of readers associated with
an object would need to be read or written together with other object metadata, atomically.
ject
atomically. Indeed, recent versions of DSTM ensure
such atomicity.
atomicity. We can obtain a cheaper implementation, however,
if we merely ensure that the reader list covers the true set of visible
readers-that
readersthat it includes any transaction that has a pointer to one of
the object's Data Objects and does not believe it needs to validate
that pointer when opening other objects. Any other transaction that
appears in the reader list is vulnerable to being aborted spuriously,
but if we can ensure that such inappropriate listing is temporary,
temporary,
then obstruction freedom will not be compromised.
To
To effect this heuristic covering, we reserve room in the Object
Header for a modest number of pointers to visible reader Transaction Descriptors. We also
also arrange for each transaction to maintain
a pair of private read lists:
lists: one for objects
objects read invisibly and one
for objects
objects read visibly. When a transaction T
T opens
opens an object and
wishes to be a visible reader,
reader, it reads the New Data pointer and
identifies the current Data Object as
as usual. T
T then searches through
the list of visible readers for an empty slot, into which it attempts to
CAS
CAS a pointer to
to its own Transaction Descriptor.
Descriptor. If it can't find
find an
empty slot,
slot, it adds
adds the object to
to its
its invisible read list (for
(for incremental validation).
T double-checks the
the New Data pointer
validation). Otherwise
Otherwise T
to detect races with recently arriving writers, and
and adds
adds the object to
to
its
its visible read list (for post-transaction cleanup). If the
the New Data
pointer has
T aborts itself.
itself.
has changed,
changed, T
For its
its part, a writer peruses the
the visible reader list immediately
before acquiring the object, asking the contention manager for
for permission to
to abort each reader.
reader. If successful, it peruses the
the list again
afer acquiring
acquiring the
the object,
object, aborting each transaction
immediately after
finds. Because readers double-check the New Data pointer after
it finds.
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adding
adding themselves
themselves to
to the
the reader
reader list,
list, and
and writers
writers peruse
peruse the
the reader
reader
list
list after
after changing
changing the
the New
New Data
Data pointer,
pointer, there
there is
is no
no chance
chance that
that aa
visible
visible reader
reader will
will escape
escape aa writer's
writer's notice.
notice.
After
After finishing
finishing aa transaction,
transaction, aa thread
thread tt uninstalls
uninstalls itself
itself from
from
each
each object
object in
in its
its visible
visible read
read list.
list. If
If aa writer
writer w
w peruses
peruses the
the reader
reader
list before
before tt completes
completes this
this cleanup,
cleanup, w
w may
may abort
abort aa transaction
transaction bebelist
ing
at some
some arbitrary
arbitrary subsequent
subsequent time.
time. However,
However, bebeing executed
executed by
by tt at
cause tt removes
removes itself
itself from
from the
the list
list before
before starting
starting another
another transactransaccause
tion,
tion, the
the maximum
maximum possible
possible number
number of
of spurious
spurious aborts
aborts isis bounded
bounded
by
by the
the number
number of
of transactions
transactions in
in the
the system.
system. In
In practice
practice we
we can
can
expect such
such aborts
aborts to
to be
be extremely
extremely rare.
rare.
expect

3.3
3.3 Dynamic
Dynamic Storage
Storage Management
Management
While
While RSTM
RSTM requires
requires no
no dynamic
dynamic memory
memory allocation
allocation for
for Object
Object
Headers,
Headers, Transaction
Transaction Descriptors,
Descriptors, or
or (in
(in the
the common
common case)
case) private
private
read
read and
and write
write lists,
lists, itit does
does require
require itit for
for Data
Data Objects.
Objects. As
As noted
noted
in
in Section
Section 3.1,
3.1, aa writer
writer that
that has
has completed
completed its
its transaction
transaction and
and
cleaned
cleaned up
up the
the headers
headers of
of acquired
acquired objects
objects knows
knows that
that the
the old
old (if
(if
committed)
committed) or
or new
new (if
(if aborted)
aborted) versions
versions of
of the
the data
data will
will never
never be
be
needed
needed again.
again. Transactions
Transactions still
still in
in progress,
progress, however,
however, may
may still
still
access
access those
those versions
versions for
for an
an indefinite
indefinite time,
time, if
if they
they have
have not
not yet
yet
noticed
noticed the
the writer's
writer's status.
status.
In
In STM
STM systems
systems for
for Java,
Java, C#,
C#, and
and Haskell,
Haskell, one
one simply
simply counts
counts
on
on the
the garbage
garbage collector
collector to
to eventually
eventually reclaim
reclaim Data
Data Objects
Objects that
that are
are
no
no longer
longer accessible.
accessible. We
We need
need something
something comparable
comparable in
in C++.
C++. In
In
principle
principle one
one could
could create
create aa tracing
tracing collector
collector for
for Data
Data Objects,
Objects, but
but
there
thereisis aa simpler
simpler solution:
solution: we
we mark
mark superseded
superseded objects
objectsas
as"retired"
"retired"
but
but we
we delay
delay reclamation
reclamation of
of the
the space
space until
until we
we can
can be
be sure
sure that
that itit isis
no
no longer
longer in
in use
use by
by any
any extant
extant transaction.
transaction.
Each
Each thread
thread in
in RSTM
RSTM maintains
maintains aa set
set of
of free
freelists
lists of
of blocks
blocksfor
for
several
several common
common sizes,
sizes, from
from which
which itit allocates
allocates objects
objects as
as needed.
needed.
Threads
Threads also
also maintain
maintain aa "limbo"
"limbo" list
list consisting
consisting of
of retired
retired objects.
objects.
During
During post-transaction
post-transaction cleanup,
cleanup, aa writer
writer adds
adds each
each deallocated
deallocated
object
object to
to the
the limbo
limbo list
list of
of the
the thread
thread that
that initially
initially created
created itit (the
(the
Owner
Owner field
field of
of the
the Data
Data Object
Object suffices
suffices to
to identify
identify the
the creator).
creator). To
To
know
know when
when retired
retired objects
objects can
can safely
safely be
be reclaimed,
reclaimed, we
we maintain
maintain aa
global
global timestamp
timestamparray
array that
that indicates,
indicates, for
for every
every thread,
thread, the
the serial
serial
number
number of
of the
the current
current transaction
transaction (or
(or zero
zero ifif the
the thread
thread isis not
not
in
in aa transaction).
transaction). Periodically
Periodically each
each thread
thread captures
captures aa snapshot
snapshot of
of
the
the timestamp
timestamp array,
array, associates
associates itit with
with its
its limbo
limbo list,
list, and
and starts
starts
aa new
new list.
list. ItIt then
then inspects
inspects any
any lists
lists itit captured
captured in
in the
the past,
past, and
and
reclaims
reclaims the
theobjects
objectsin
inany
anylists
liststhat
thatdate
datefrom
from aaprevious
previous"epoch""epochni.e.,
i.e., those
those whose
whose associated
associated snapshot
snapshot isis dominated
dominated by
by the
the current
current
timestamp.
timestamp. Similar
Similar storage
storagemanagers
managers have
have been
been designed
designed by
by Fraser
Fraser
for
for OSTM
OSTM [4,
[4,Section
Section 5.2.3]
5.2.31and
and by
by Hudson
Hudson eta!'
et al.for
for McRT
McRT [17].
[17].
As
As described
described in
in more
more detail
detail in
in Section
Section 3.4
3.4 below,
below, the
the RSTM
RSTM
API
API includes
includes aa clone
c l o n e00 method
method that
that the
the user
user can
can override,
ovenide, ifif
desired,
desired, to
to create
create new
new copies
copies of
of Data
Data Objects
Objects in
in some
some applicationapplicationspecific
specific way
way (the
(the default
default implementation
implementation simply
simply copies
copies bits,
bits, and
and
must
must be
be overridden
overriddenfor
forobjects
objects with
with internal
internal pointers
pointers or
or when
whendeep
deep
copying
copying isis needed).
needed). The
The runtime
runtime also
also keeps
keeps transaction-local
transaction-local lists
lists
of
of created
created and
and deleted
deleted objects.
objects. On
On commit
commit we
we move
move "deleted"
"deleted"
objects
objects to
to the
the appropriate
appropriate limbo
limbo list,
list, making
making them
them available
available for
for
eventual
eventualreclamation.
reclamation.On
Onabort,
abort,we
wereclaim
reclaim(immediately)
(immediately) all
allnewly
new1y
created
createdobjects
objects(they're
(they're guaranteed
guaranteednot
notto
tobe
bevisible
visible yet
yetto
toany
anyother
other
transaction),
transaction), and
and forget
forget the
thelist
listof
of objects
objects to
tobe
bedeleted.
deleted.This
Thisdefers
defers
allocation
allocationand
andreclamation
reclamationto
tothe
theend
endof
ofaatransaction,
transaction,and
andpreserves
preserves
isolation.
isolation.

3.4
3.4 C++
C++API
API
RSTM
RSTM currently
currently works
works only
only for
for programs
programs based
based on
on pthreads.
pthreads.
Any
Shared<T>,where
where TTisisaa type
type
Any shared
sharedobject
objectmust
must be
be of
of class
class Shared<T>,
descended
Object<T>.Both
Both Object<T>
Object<T>and
and Shared<T>
Shared<T>
descended from
from Object<T>.
live
livein
in namespace
namespace stm.
stm.AA pthread
pthread must
must call
call stm:
s t m : ::inito
i n i t 0 before
before
executing
executingits
itsfirst
firsttransaction.
transaction.
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Outside aa transaction,
transaction, the
the only
only safe
safe reference
reference to
to aa sharable
sharable obobOutside
is aa Shared<T>*.
Shared<T>*.Such
Such aa reference
reference isis opaque:
opaque: no
no TT operaoperaject is
tions can
can be
be performed
performed on
on aa variable
variable of
of type
type Shared<T>.
Shared<T>.Within
Within
tions
open-R0 00 and
and
transaction, however,
however, aa transaction
transaction can
can use
use the
the open_RO
aa transaction,
open-RWO methods
methods of
of Shared<T>
Shared<T> to
to obtain
obtain pointers
pointers of
of type
type
open_RWO
c o n s t T*
T* and
and T*,
T*, respectively.
respectively. These
These can
can be
be safely
safely used
used only
only
const
within the
the transaction;
transaction; itit is
is incorrect
incorrect for
for aa program
program to
to use
use aa pointer
pointer
within
to
to TT or
or to
to one
one of
of T's
T's fields
fields from
from non-transactional
non-transactional code.
code.
Transactions
ENDTransactions are
are bracketed
bracketed by
by BEGIN_TRANSACTION
BEGIN-TRANSACTION..... . END_
TRANSACTION macros.
macros. These
These initialize
initialize and
and finalize
finalize the
the transtransTRANSACTION
action's metadata.
metadata. They
They also
also establish
establish aa handler
handler for
for the
the stm:
s t m : ::
action's
aborted
a b o r t e d exception,
exception, which
which isis thrown
thrown by
by RSTM
RSTM in
in the
the event
event of
of failfailure of
of an
an open-time
open-time validation
validation or
or commit-time
commit-time CAS.
CAS. We
We currently
currently
ure
use aa subsumption
subs"mption model
model for
for transaction
transaction nesting.
nesting.
use
Changes made
made by
by aa transaction
transaction using
using aa T*
T* obtained
obtained from
from
Changes
open-RW 0() will
will become
become visible
visible ifif and
and only
only if
if the
the transaction
transaction comcomopen_RW
mits. Moreover
Moreover ifif the
the transaction
transaction commits,
commits, values
values read
read through
through aa
mits.
c o n s t T*
T* or
or T*
T* pointer
pointer obtained
obtained from
from open_RO
open-R0 ()
0 or
or open_RW()
open-RW 0
const
are guaranteed
guaranteed to
to have
have been
been valid
valid as
as of
of the
the time
time of
of the
the commit.
commit.
are
Changes made
made to
to any
any other
other objects
objects will
will become
become visible
visible to
to other
other
Changes
threads as
as soon
soon as
as they
they are
are written
written back
back to
to memory,
memory, just
just as
as they
they
threads
would in
in aa nontransactional
nontransactional program;
program; transactional
transactional semantics
semantics apapwould
ply only
only to
to Shared<T>
Shared<T> objects.
objects. Nontransactional
Nontransactional objects
objects avoid
avoid
ply
the cost
cost of
of bookkeeping
bookkeeping for
for variables
variables initialized
initialized within
within aa transtransthe
action and
and ignored
ignored outside.
outside. They
They also
also allow
allow aa program
program to
to "leak"
"leak"
action
information out
out of
of transactions
transactions when
when desired,
desired, e.g.
e.g. for
for debugging
debugging or
or
information
profiling purposes.
purposes. ItIt isis the
the programmer's
programmer's responsibility
responsibility to
to ensure
ensure
profiling
that such
such leaks
ieaks do
do not
not compromise
compromise program
program correctness.
correctness.
that
[13]allows
allows aa transtransIn aa similar
similar vein,
vein, an
an early
early release
release operation
operation [13]
In
action
action to
to "forget"
"forget" an
an object
object itit has
has read
read using
using open_RO
open-R0 ()
0,,thereby
thereby
avoiding conflict
conflict with
with any
any concurrent
concurrent writer
writer and
and (in
(in the
the case
case of
of
avoiding
invisible reads)
reads) reducing
reducing the
the overhead
overhead of
of incremental
incremental validation
validation
invisible
when opening
opening additional
additional objects.
objects. Because
Because itit disables
disables automatic
automatic
when
consistency checking,
checking, early
early release
release should
should be
be used
used only
only when
when the
the
consistency
programmer
programmer isis sure
surethat
that itit will
will not
not compromise
compromise correctness.
correctness.
Shared<T>objects
objects define
define the
the granularity
granularity of
of concurrency
concurrency in
in aa
Shared<T>
transactional program.
program. With
With eager
eager conflict
conflictdetection,
detection, transactions
transactions
transactional
and BB can
can proceed
proceed in
in parallel
parallel so
so long
long
accessing sets
setsof
of objects
objects AA and
accessing
as
as AA nnBBisis empty
empty or
or consists
consists only
only of
of objects
objects opened
opened in
in read-only
read-only
mode. Conflicts
Conflicts between
between transactions
transactions are
are resolved
resolved by
by aa contention
contention
mode.
manager.
manager.The
The results
results in
in Section
Section44 use
use our
our"Polka"
"Polka" contention
contention manmanager
ager [27].
[27].
Class Shared<T>
Shared<T> provides
provides two
two conconStorage
Storage Management.
Management. Class
structors:
Shared<T>0() creates
creates aa new
new TT object
object and
and initializes
initializes itit
structors: Shared<T>
using
Shared<T>(T*)
(T*)
using the
the default
default (zero-argument)
(zero-argument) constructor.
constructor. Shared<T>
puts aa transaction-safe
transaction-safe opaque
opaque wrapper
wrapper around
around aa pre-existing
pre-existing T,
T,
puts
which
which the
the programmer
programmer may
may have
have created
created using
using an
an arbitrary
arbitrary conconstructor.
Shared<T>:::operator
o p e r a t o r delete
d e l e t e will
will reclaim
reclaim the
the
structor. Later,
Later, Shared<T>:
wrapped TTobject;
object;user
usercode
codeshould
shouldnever
neverdelete
deletethis
thisobject
objectdirectly.
directly.
wrapped
Class Object<T>,
Object<T>,from
from which
which TT must
must be
be derived,
derived, overloads
overloads
Class
d e l e t e to
to use
use the
the memory
memory manmano p e r a t o r new
new and
and operator
o p e r a t o r delete
operator
constructor needs
needs
agement system
system described
described in
in Section
Section 3.3.
3.3. IfIf aa TT constructor
agement
to allocate
allocate additional
additional space,
space, itit must
must use
use the
the C++
C++ placement
placement new
new
to
in
malloc and
and free
f r e e routines,
routines, availavailin conjunction
conjunction with
with special
special malloc
stm-gc. For
For convenience
convenience in
in using
using the
the StanStanable inin namespace
namespace stm_gc.
able
dard Template
Template Library
Library (STL),
(STL),these
these are
are readily
readily encapsulated
encapsulated in
in an
an
dard
allocator
a l l o c a t o r object.
object.
Asdescribed
describedin
inSection
Section3.3,
3.3,RSTM
RSTMdelays
delaysupdates
updatesuntil
untilcommit
commit
As
time
time by
by performing
performing them
them on
on aa "clone"
"clone" of
of aa to-be-written
to-be-written object.
object.
By default,
default, the
the system
systemcreates
creates these
these clones
clones via
via bit-wise
bit-wise copy.
copy.The
The
By
user can
can alter
alterthis
this behavior
behavior by
by overriding
overriding Obj
Object<T>:
c l o n e()( )..
user
ect<T>: ::clone
IfIf any
any action
action needs
needs toto be
be performed
performed when
when aa clone
clone isis discarded,
discarded,
the
the user
user should
should also
also override
override Obj
Object<T>:
ect<T>:::deacti
d e a c t ivate
v a t e().
(1. The
The
defaultbehavior
behaviorisisaano-op.
no-op.
default
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void
void intset::insert(int
intset::insert(int val)
val) {1
BEGIN_TRANSACTION;
BEGIN-TRANSACTION;
const
const node.
node* previous = head->open_RO();
head->open-ROO;
II
/ / points
points to
to sentinel node
node
const
const node.
node* current
current == previous->next->open_RO();
previous->next->open-ROO;
II
/ / points
points to
to first
first real
real node
node
while
! = NULL)
NULL) {C
while (current
(current !=
if
if (current->val
(current->val >=
>= val)
val) break;
break;
previous = current;
current;
current
current->next->open-ROO;
current == current->next->open_RO();

4. Performance Results

}1

if
if (!current
(!current I I current->val > val)
val) {C
node.
node* nn == new
new node(val,
node(va1, current->shared());
II
: operator new
// uses
uses Object<T>:
Object<T>::operator
previous->open_RW()->next
previous->open-RWO->next =
= new Shared<node>(n);
Shared<node>(n);

}

END_TRANSACTION;
END-TRANSACTION;
}1

Figure
Figure 4.
4. Insertion in a sorted linked list using
using RSTM.

Calls
Calls to
to stm_gc:
stm-gc: :malloc,
:malloc, stm_gc:
stm-gc: :free,
: f r e e , Object<T>::
Object<T>: :
operator
: operator new, and Shared<T>
o p e r a t o r new,
new, Shared<T>:
Shared<T>::operator
Shared<T>
:: ::operator
o p e r a t o r delete
d e l e t e become permanent only on commit. The
first
first two
two calls
calls (together
(together with placement new) allow the programmer to
to safely
safely allocate
allocate and
and deallocate memory inside transactions.
If
If abort-time cleanup is
is required for some
some other reason, RSTM provides
vides an
an ON_RETRY
ON-RETRY macro that can be used at the outermost level
of
of a transaction:
transaction:
BEGIN_TRANSACTION;
BEGIN-TRANSACTION;
II
// transaction
transaction code
code goes
goes here
ON_RETRY
ON-RETRY {C
II
/ / cleanup
cleanup code
code goes
goes here
}1

END_TRANSACTION;
END-TRANSACTION;

An Example.
Example. Figure
Figure 4 contains code for a simple operation on
An
aa concurrent
concurrent linked
linked list.
list. It assumes a singly-linked node class,
for which the
the default clone
c l o n e00 and deactivate
d e a c t i v a t e00 methods of
for
Object<node>
ect<node> suffice.
suffice.
Obj
node : ::next must be of type Shared<node>*
Shared<node>* rather
Because node:
we typically manipulate objects within a transthan node*, but we
action
action using
using pointers obtained from open_RO
open-R0 0() and open_RW
open-RW 00 ,,
Object<T> provides a sharedO
s h a r e d 0 method
method that returns a pointer to
Object<T>
Shared<T>with which
which this
t h i s is
is associated.
the Shared<T>
the
Our code
code traverses
traverses the list,
list, opening
opening objects in read-only mode,
Our
until itit finds
finds the proper place to insert.
insert. It then re-opens the object
until
whose next
n e x t pointer it needs to modify in read-write mode. For
whose
ect<T> provides an open_RW
open-RW 00 method that reconvenience, Obj
Obj ect<T>
convenience,
turns this->sharedO->open_RWO.
t h i s - > s h a r e d 0 -> open-RW 0 .The list traversal code deturns
pends on
on the fact
fact that open_RO
open-ROO
open-RW 00 return NULL
0 and open_RW
invoked on
on a Shared<T>
Shared<T> that is
is already NULL.
NULL.
when invoked
clever programmer might observe that in this particular apA clever
is no
no reason to
to insist that nodes
nodes near the beginning
plication there is
of the
the list
list remain unchanged while we insert a node near the end of
of
the list.
list. It
It is
is possible to
to prove
prove in
in this particular
particular application that our
the
code would
would still be linearizable if we were to release these early
code
[13]. Though we do not use it in Fignodes as
as we
we move
move past them [13].
nodes
Object<T>provides a release
r e l e a s e ()
0 method that constitutes a
ure 4,
4, Object<T>
ure
on the part of the programmer that the program will still be
promise on
correct if some
some other transaction modifies
modifies this
t h i s before the current
correct
completes. Calls to release
r e l e a s e00 constitute an unsafe optransaction completes.
care, but can provide significant
timization that must be used with care,
benefits in certain cases.
cases.
performance benefits
7

of RSTM to coarseIn this section we compare the performance of
of microbenchgrain locking (in C++) and to our ASTM on a series of
outperforms Java ASTM in all
marks. Our results show that RSTM outperforms
tested microbenchmarks. Given our previous results [21], this suggests that it would also outperform both DSTM and OSTM. At
the same time, coarse-grain locks remain significantly faster than
of contention. Within the RSTM results, we
RSTM at low levels of
evaluate tradeoffs between visible and invisible readers, and beRSTM-based
tween eager and lazy acquire. We also show that an RSTM-based
linked list implementation that uses early release outperforms a
fine-grain lock based implementation even with low contention.
Framework. Our experiments were conducted on a
Evaluation Framework.
16-processor SunFire 6800, a cache-coherent
cache-coherent multiprocessor
multiprocessor with
1.2GHz UltraSPARC I11
III processors. RSTM and C++ ASTM were
0 3 optimization level. The
compiled using GCC v3.4.4 at the --03
Java ASTM was tested using the Java 5 HotSpot VM. Experiments
with sequential and coarse-grain locking applications show similar
performance for the ASTM implementations: any penalty Java
pays for run-time semantic checks, virtual method dispatch, etc., is
of
optimization (e.g., inlining of
overcome by aggressive just-in-time optimization
functions from separate modules). We measured throughput
throughput over
a period of 10 seconds for each benchmark, varying the number
of worker threads from 1 to 28. Results were averaged over a set
of 3 test runs. In all experiments we used our Polka contention
manager for ASTM and RSTM [27]. We tested RSTM with each
eager/lazy acquire and visiblelinvisible reads.
combination of eagerllazy
Benchmarks. Our microbenchmarks include three variants of
of an
Benchmarks.
integer set (a sorted linked list, a hash table with 256 buckets,
and a red-black tree), an adjacency list-based undirected graph,
and a web cache simulation using least-frequently-used
least-frequently-used page replacement (LFUCache). In the integer set benchmarks every active
1:1:1 mix of
of insert, delete, and lookup operathread performs a 1:l:l
1: 1 mix of
of vertex insert
tions. The graph benchmark performs a 1:l
and remove operations.
In the LinkedList benchmark, transactions traverse a sorted list
insertion/deletion point, opening list nodes in readto locate an insertionldeletion
only mode, and early releasing them after proceeding down the
read-write access.
list. Once found, the target node is reopened for read-write
The values in the linked list nodes are limited to the range 0..255.
of 256 buckets with overflow
The HashTable benchmark consists of
chains. The values range from 0 to 255. Our tests perform roughly
equal numbers of insert and delete operations, so the table is about
50% full most of the time. In the red-black
red-black tree (FU3Tree)
(RBTree) a transaction first searches down the tree, opening nodes in read-only mode.
After the target node is located the transaction opens it in read-write
mode and goes back up the tree opening nodes that are relevant to
the height balancing process (also in read-write mode). Our RBTree
workload uses node values in the range 0 .... 65535.
In the random graph (RandomGraph) benchmark, each newly
inserted vertex initially receives up to 4 randomly selected neighbors. Vertex neighbor sets change over time as existing nodes are
deleted and new nodes join
join the graph. The graph is implemented
as a sorted adjacency list. A transaction looks up the target
target node to
modify (opening intermediate nodes in read-only mode) and opens
it in read-write mode. Subsequently, the transaction looks up each
of the target node, and then modifies that neighaffected neighbor of
bor's neighbor list to inserudelete
insert/delete the target node in that list. Transactions in RandomGraph are quite complex. They tend to overlap
heavily with one another, and different transactions may open the
same nodes in opposite order.
LFUCache [26] uses a large (2048-entry) array-based index and
a smaller (255-entry) priority queue to track the most frequently
accessed pages in a simulated web cache. When re-heapifying the
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queue, we always swap a value-one node with any value-one child;
gives a page a chance to accumulate
this induces hysteresis and gives
cache hits. Pages to be accessed are randomly chosen from a Zipf
So, for page i,
i, the cumulative probadistribution with exponent 2. So,
cc L:O<j9 j-'.
bility of a transaction accessing that page is p,(i)
Pc(i) ex
j-2.

x,<j6i
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Speedup graphs appear in Figures 5 through 9.
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Comparison with ASTM. In order to provide a fair evaluation of
RSTM against ASTM, we present results for two different ASTM
runtimes. The first,
first, Java ASTM, is our original system;
system; the second
C++. The C++ ASTM and RSTM implemenreimplements it in C++.
tations use the same allocator, bookkeeping data structures, contention managers, and benchmark code; they differ only in metadata organization. Consequently, any performance difference is a
direct consequence of metadata design tradeoffs.
RSTM consistently outperforms Java ASTM. We attribute this
performance to reduced cache misses due to improved metadata
layout; lower memory management overhead due to static transaction descriptors, merged Locator and Data Object structures, and
efficient epoch-based collection of Data Objects; and more efficient
implementation of private read and write sets. ASTM uses a Java
HashMap to store these sets, whereas RSTM places the first 64 entries in preallocated space, and allocates a single dynamic block
HashMap makes lookups fast,
fast,
for every additional 64 entries. The HashMap
but RSTM bundles lookup into the validation traversal, hiding its
cost in the invisible reader case. Lookups become expensive only
when the same set of objects is repeatedly accessed by a transaction
in read-only mode. Overall, RSTM has significantly less memory
management overhead than ASTM.
When we consider the C++ ASTM, we see that both language
choice and metadata layout are important. In RandomGraph, C++
ASTM gives
gives an order of magnitude improvement over Java, though
REiTree, and
fares much worse than RSTM. HashTable, RBTree,
it still fares
LFUCache are less dramatic, with C++ ASTM offering only a
Java. We attribute the unexpectsmall constant improvement over Java.
edly close performance of Java and C++ ASTM primarily to the
benefit that HotSpot compilation and dynamic inlining offers, and
suspect that RandomGraph's poor performance in Java ASTM is
due to the cost of general-purpose garbage collection for large,
highly connected data structures, as opposed to our lightweight
reclamation scheme in C++ ASTM.
Surprisingly, C++ ASTM slightly outperforms RSTM in the
Surprisingly,
LinkedList benchmark. This difference is due to a minor difference
in how the two systems reuse their descriptor objects. In C++
ASTM, a transaction does not clean up the objects it acquires
on commit, while in RSTM it does. Since it is highly likely that
transactions will overlap, the RSTM cleaning step will likely be
redundant, but will cause cache misses in all transactions when
they next validate.
validate. This manifests as a small constant overhead in
RSTM.
Coarse-Grain Locks and Scalability. In all five
five benchmarks,
significantly faster than RSTM at
coarse-grain locking (CGL) is significantly
low levels of contention. The performance gap ranges from 2X (in
the case of HashTable, Figure 6), to 20X (in case of RandomGraph,
8). Generally,
Generally, the size of the gap is proportional to the length
Figure 8).
of the transaction: validation overhead (for invisible reads and for
lazy acquire) and contention due to bookkeeping (for visible reads)
increase with the length of the transaction. We are currently exploring several
conflicts counter
several heuristic optimizations (such as the conflicts
idea of Lev and Moir [18])
[18]) to reduce these overheads. We are also
exploring both hardware and compiler assists.
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Figure 6. HashTable.
HashTable.

Wlth increasing numbers of threads, RSTM quickly overtakes
With
concurrency. The crossover ocCGL in benchmarks that permit concurrency.
HashTable. For RBRl3curs with as few as 3 concurrent threads in HashTable.
Tree, where transactions are larger, RSTM incurs significant book7keeping and validation costs, and the crossover moves out to 714
14 threads, depending on protocol variant.
variant. In LinkedList the faster
14 threads; the slower ones canRSTM variants match CGL at 14
not. In the LFUCache and RandomGraph benchmarks, neither of
not.
which admit any real concurrency among transactions, CGL is always faster than transactional memory.
memory.
RSTM shows continued speedup out to the full size of the
machine (16 processors) in RBTree, HashTable and LinkedList .
LFUCache and RandomGraph, by contrast, have transactions that
permit essentially no concurrency. They constitute something of
a "stress test": for applications such as these, CGL offers all the
concurrency there is.
Comparison with Fine-Grain Locks. To assess the benefit of
early release, we compare our LinkedList benchmark to a "handfine-grain locking (FGL) implementation in which each
over-hand" fine-grain
list node has a private lock that a thread must acquire in order to
access the node, and in which threads release previously-acquired
locks as they advance through the list. Figure 7 includes this additional curve. The single-processor performance of FGL is sig-
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Figure 7. LinkedList with early release.

Figure 8. RandomGraph.

nificantly better than that of RSTM. With increasing concurrency,
however, the versions of RSTM with invisible reads catch up to and
surpass FGL.
Throughput for FGL drops dramatically when the thread count
exceeds the number of processors in the machine. At any given
time, several
several threads hold a lock and the likelihood of lock holder
preemption is high; this leads directly to convoying. A thread that
waits behind a preempted peer has a high probability of waiting
behind another preempted peer before it reaches the end of the list.
The visible read RSTMs start out performing better than the
invisible read versions on a single thread, but their relative performance degrades as concurrency increases.
visiincreases. Note that both &ble read transactions and the FGL implementation must write to
each list object. This introduces cache contention-induced overhead among concurrent transactions. Invisible read-based transactions scale better because they avoid this overhead.
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Conflict Detection Variants.
Variants. Our work on ASTM [21]
[21] contained
a preliminary analysis of eager and lazy acquire strategies. We continue that analysis here. In particular, we identify a new kind of
workload, exemplified by RandomGraph (Figure 8),
8), in which lazy
acquire outperforms eager acquire. The CGL version of RandomGraph outperforms RSTM by a large margin; we attribute the relatively poor performance of RSTM to high validation and bookkeeping costs.
costs. ASTM performs worst due to its additional memory
management overheads.
In RBTree, LFUCache, and the two LinkedList variants, visible readers incur a noticeable penalty in moving from one to two
threads. The same phenomenon occurs with fine-grain locks in
LinkedList with early release. We attribute this to cache invalidations caused by updates to visible reader lists (or locks). The effect does not appear (at least not as clearly) in RandomGraph and
HashTable, because they lack a single location (tree root, list head)
accessed by all transactions. Visible readers remain slower than invisible readers at all thread counts in RBTree and LinkedList with
early release. In HashTable they remain slightly slower out to the
size of the machine, at which point the curves merge with those
of invisible readers. Eager acquire enjoys a modest advantage over
lazy acquire in these benchmarks (remember the log scale axis); it
avoids performing useless work in doomed transactions.
For a single-thread run of RandomGraph, the visible read versions of RSTM slightly outperform the invisible read versions primarily due to the cost of validating a large number of invisibly
read objects. With increasing numbers of threads, lazy acquire versions of RSTM (for both visible and invisible reads) outperform

their eager counterparts. The eager versions virtually livelock:
livelock: The
window of contention in eager acquire versions is significantly
larger than in lazy acquire versions. Consequently, transactions are
exposed to transient interference, expend considerable energy in
contention management, and only a few can make progress. With
lazy acquire, the smaller window of contention (from deferred object acquisition) allows a larger proportion of transactions to make
ject
progress. The visible read version starts with a higher throughput
at one thread,
thread, but the throughput reduces considerably due to cache
contention with increasing concurrency.
concurrency. The invisible read version
starts with lower throughput, which increases slightly since there is
no cache contention overhead. Note that we cannot achieve scalability in RandomGraph since all transactions modify several
several nodes
scattered around in the graph;
graph; they simultaneously access a large
number of nodes in read-only mode (due to which there is signifisignificant overlap between read and write sets of these transactions).
The poor performance of eager acquire in RandomGraph is a
[27], in
partial exception to the conclusions of our previous work [27],
which the Polka contention manager was found to be robust across
a wide range of benchmarks. This is because Polka assumes that
writes are more important than reads, and writers can freely clobber readers without waiting for the readers to complete. The assumption works effectively for transactions that work in read-only
followed by write-only phases, because the transaction in its write-
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Figure 9. LFUCache.

only phase is about to complete when it aborts a competing reader.
However,
However, transactions in RandomGraph intersperse multiple writes
reads. Thus, a transaction performing a write
within a large series of reads.
is likely to do many reads thereafter and is vulnerable to abortion
by another transaction's
transaction's write.
write.
Transactions in LFUCache (Figure 9) are non-trivial but short.
short.
Due to the Zipf distribution, most transactions tend to write to the
same small set of nodes. This basically serializes all transactions as
can be seen in Figure 9.
9. Lazy variants of RSTM outperform ASTM
(as do eager variants with fewer than 15
15 threads), but coarse-grain
locking continues to outperform RSTM. In related experiments (not
reported in this paper) we observed that the eager RSTMs were
more sensitive to the exponential backoff
backoff parameters in Polka
than the lazy RSTMs, especially in write-dominated workloads
such as LFUCache. With careful tuning, we were able to make
the eager RSTMs perform almost as well as the lazy RSTMs up
to a certain number of threads; after this point, the eager RSTMs'
throughput dropped off.
off. This reinforces the notion that transaction
implementations that use eager acquire semantics are generally
that use lazy
more sensitive to contention management than those that
acquire.
Summarizing, we find that for the microbenchmarks tested, and
with our current contention managers (exemplified by Polka), invisible readers outperform visible readers in most cases. Noteworthy
exceptions occur in the single-threaded case, where visible readers
avoid the cost of validation without incurring cache misses due to
contention with peer threads; and in RandomGraph,
RandomGraph, where a write
often forces several other transactions to abort, each of which has
many objects open in read-only mode. Eager acquire enjoys a modest advantage over lazy acquire in scalable benchmarks, but lazy acquire has a major advantage in RandomGraph and (at high thread
counts) in LFUCache. By delaying the detection of conflicts it dramatically increases the odds that some transaction will succeed.
None of our RSTM contention managers currently take advantage of the opportunity to arbitrate conflicts between a writer and
pre-existing visible readers. Exploiting this opportunity is a topic
of future work.
work. It is possible that better policies may shift the performance balance between visible and invisible readers.

vs. lazy acquire. Despite the overhead of incremental validation,
invisible reads appear to be faster in most cases.
cases. The exceptions
are large uncontended transactions (in which visible reads induce
no extra cache contention), and large contended transactions that
spend significant time reading before performing writes that conflict
flict with each others' reads. For these latter transactions, lazy acquire is even more important: by delaying the resolution of conflicts
among a set of complex transactions, it dramatically increases the
odds of one of them actually succeeding. In smaller transactions
the impact is significantly
significantly less pronounced: eager acquire sometimes enjoys a modest performance advantage; much of the time
they are tied.
The lack of a clear-cut policy choice suggests that future work is
warranted in conflict detection policy.
policy. We plan to develop adaptive
strategies that base the choice of policy on the characteristics of the
workload. We also plan to develop contention managers for RSTM
that exploit knowledge of visible readers. The high cost of both
incremental validation and visible-reader-induced cache contention
suggests the need for additional work aimed at reducing these
overheads. We are exploring both alternative software mechanisms
and lightweight hardware support.
Though STM systems still suffer by comparison to coarse-grain
locks in the low-contention case, we believe that RSTM is one step
closer to bridging the performance gap.
gap. With additional improvements, likely involving both compiler support and hardware acceleration, it seems reasonable to hope that the gap may close completely. Given the semantic advantages of transactions over locks,
this strongly
strongly suggests a future in which transactions become the
dominant synchronization mechanism for multithreaded systems.
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5. Conclusions
Conclusions
In this paper we presented RSTM, a new, low-overhead software
transactional memory for C++. In comparison to previous nonblocking STM systems,
systems, RSTM:
1.
1. uses static metadata whenever possible, significantly reducing
the pressure on memory management. The only exception is
private read and write lists for very large transactions.

2.
2. employs a novel metadata structure in which headers point directly to objects that are stable (thereby reducing cache misses)
while still providing constant-time access to objects that are being modified.
modified.
3. takes a novel conservative approach to visible reader lists, minimizing the cost of insertions and removals.
removals.
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ABSTRACT
ABSTRACT
Software transactional memory (STM)
(STM) has been proposed
to
t o simplify the development and to
t o increase the scalability
of concurrent programs. One problem of existing STMs is
that of having long-running read transactions co-exist with
shorter update transactions. This problem is of practical importance and has so far not been addressed by other papers
in this domain. We approach this problem by investigating the performance of aa STM using snapshot isolation and
a novel lazy multi-version snapshot algorithm to decrease
the validation costs - which can increase quadratically with
the number of objects read in STMs with invisible reads.
Our measurements demonstrate that snapshot isolation can
increase throughput for workloads with long transactions.
transactions.
In comparison to other STMs
STMs with invisible reads, we can
reduce the validation costs by using our lazy consistent snapshot algorithm.

1.
1. INTRODUCTION
Software transactional memory (STM)
(STM) [20]
[20] has been introduced as a means to support lightweight transactions
in concurrent applications. It provides programmers with
constructs to delimit transactional operations and implicitly takes care of the correctness of concurrent accesses to
shared data.
data. STM has been an active field of research over
the last few
[ l l , 13,
13, 7,
7, 12,
12, 18,
18, 17,
17, 4, 10,
10, 8].
81.
few years, e.g., [11,
In typical application workloads one cannot always expect
that all transactions are short. One would expect that applications have a mix of long-running read transactions and
short read or update transactions. One problem of existing STMs is that of having long-running read transactions
efficiently
efficiently co-exist with shorter update transactions. STMs
STMs
typically perform best when contention is low.
low. For transactions one should expect that the probability of conflicts
increases with the length of a transaction. This problem
is of practical importance but has so far not yet been addressed by the other papers in this domain. We address this
problem by investigating the performance of a STM using
snapshot isolation [1].
[I].
The key idea of snapshot isolation (a
( a more precise description is given below) is to
T with
t o provide each transaction T
a consistent snapshot of all objects and all writes of T
T occur atomically but possibly at
a t a later time than the time at
which the snapshot is valid. This decoupling of the reads
and the writes has the potential of increasing the transaction throughput but gives application developers possibly
less
less ideal semantics than, say,
say, STMs that guarantee serializability [2]
(21 or linearizability
lineariaability [14].
[14].

Snapshot isolation (SI)
(SI) has been used in the database domain to address the analog problem of dealing with long
read transactions in databases. STMs
STMs and databases are
sufficiently different such that it is a priori not sure that
(PI)
( P I ) SI will improve the throughput of a STM sufficiently
and (P2)
(P2) SI provides the right semantics
semantics for application
programmers. In this paper we focus
P1 and
focus on problem PI
will only briefly discuss P2. Note that engineering is about
tradeoffs and typically application developers are willing to
accept weaker (or,
(or, less
less ideal) semantics if the performance
gain is sufficiently high over stronger (or,
(or, more ideal)
ideal) alternatives. Hence,
Hence, the answer tto
o P2 will inherently depend on
the answer of PI.
PI.
Node
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EXAMPLE
E X A M P L E1.
1. We
W e shall illustrate our work with the same
example as in
i n [13},
[13], i.e., an
a n integer set implemented
implemented as a
linked list.
list. Specific values can be added to,
to, removed from,
or looked up in
in the set. Figure 1 shows an
a n instance of
of an
an
integer set with five
five nodes representing 3 integers (14, 18,
18,
and 25) and two special values (.1
(I and T)
T ) used to indicate
the first
first and last elements of
of the linked list.
list. We
W e shall denote
n l r , niB,
7x18, n25,
nzs, nol,
n l , and nT,
n-r, respectively.
respectively.
these nodes by n14,
Consider transactions T 1I inserting integer 15
15 in the set
and T
T2
18 (Figure
(Figure 2).
2). T
TI
1 must traverse
2 looking up integer 18
the first
first three nodes of
find the proper
proper location
of the list to
t o find
for inserting the new node, create a new node,
for
node, and link it
it

to
to the
the list.
list. Three
Three nodes
nodes (n.L,
( n l , n14,
nl4, and nIB)
nls) are accessed but
only
(n14) is
is actually updated.
updated. TT22 also traverses the first
only one
one (nI4)
three
three nodes,
nodes, but none of them is
is updated.
STM
S T M systems
systems typically
typically distinguish
distinguish read from write accesses
accesses
to
to shared
shared objects.
objects. Multiple
Multiple threads can access
access the same object
in
n l can be read simultaneously by
in read mode
mode (e.g., node n.L
TTII and
and TT2)
only one
one thread can access
access an object in
i n write
2) but only
mode
(e.g., nI4
nl4 by TTI).
Furthenore, write accesses
accesses must be
mode (e.g.,
I ). Furthermore,
performed in
i n isolation from any read access
access by another transaction.
nl4 afaction. For
For instance, assuming that TTII tries to write nI4
ter
has read nI4
nl4 but before TTz2 completes
completes (see Figure 2),
Z), a
ter TT22 has
STM
S T M system that guarantees linearizability or serializability
will
confict and abort (or, in the most benign cases,
cases,
will detect
detect a conflict
delay)
delay) one
one of the
the transactions.
transactions. Typically,
Typically, transactions that
fail
fail to
to commit are
are restarted until they eventually succeed.
succeed.
For
SZ-based STM,
STM, the two
two transaction TTII and T2
T2 will
For a Sf-based
not conflict because TT22 is
is a read transaction that accesses
accesses a
consistent snapshot
snapshot that is
is not affected
affected by potentially concurrent writes
Update transactions like TI
TI will also read
writes by TTI.
I . Update
from
from a consistent snapshot that can become
become stale before the
time
writes to
to n14.
rile. The
The price an application protime at
at which
which TTII writes
grammer has to
i n comparison to a serializable STM
STM -to pay - in
is
is that some
some read/write
read/write conflicts might have to be converted
into
write/write conflicts
conficts (see {16}
[16] for more details). For
into write/write
example,
2f an
a n update transaction To
To removes node n14,
n l r , we
example, if
need
To writes not only n.L
n l but also nI4
nl4 to
need to
to make
make sure
sure that To
make sure
sure that any concurrent
concurrent transaction like
like TTII that inserts
nl4 has a write/write
write/write conflict
serts a new
new node
node directly
directly after nI4
with
0
TO.
with To.
Regarding
Regarding problem P2,
P2, snapshot isolation avoids common
mon isolation
isolation anomalies
anomalies like
like dirty reads,
reads, dirty writes, lost
[I]. Because snapshot isolation
updates, and
and fuzzy
fuzzy reads
reads [1].
updates,
readlwrite conflicts,
conflicts, application programmers
circumvents read/write
circumvents
readlwrite conflicts into write/write
writelwrite
to convert read/write
might need to
conflicts if the
the detection of the former are needed to enforce
conflicts
[16]. On a very high level
level of abstraction, this
consistency [16].
consistency
is
is similar
similar to
t o the
the inverse problem of deciding which objects
[13]: in early release a programmer
can be released early
early [13]:
can
can remove
remove the
the visibility of read objects while in SI a procan
need to make certain objects in the read set
grammer might need
11 ' '
visible" by dummy writes.
writes. However,
However, SI guarantees that the
"visible"
always stays
stays consistent which might simplify
read snapshot always
matters in
in comparison to
t o using an early release mechanism.
matters
this paper,
paper, we
we propose a software
software transactional memIn this
ory SI-STM
SI-STM that integrates several
several important features to
to
ory
ease the
the development of transactional applications
applications and maxease
imize their efficiency.
efficiency. We improve the throughput of workimize
loads with both short
short transactions and long read transaction
loads
eliminatinglreducing read/write
readlwrite contention,
contention, by investiby eliminating/reducing
novel multi-version concurrency control algorithm
gating aa novel
implements aa variant of snapshot isolation.
isolation. We use a
that implements
variant because instead of letting always the first committer
win, we
we let aa contention manager decide
decide which transaction
win,
writelwrite conflict. We have developed an
a n original
wins aa write/write
wins
algorithm to
t o implement a multi-version isolation level based
algorithm
on snapshot
snapshot isolation that can-if
can-if so
so requested-ensure
requested-ensure linon
earizability of transactions. This algorithm is implemented
earizability
using any
any locks,
locks, which are
are known to severely limit
without using
scalability on
on multi-processor architectures and introduce
scalability
bum.
the risk of deadlocks
deadlocks and software bugs.
the
experimental evaluation of a prototype implementaOur experimental
tion demonstrates the benefits of our architecture.
architecture. The per-

formance of
of our prototype is competitive with lock-based
lock-based
implementations and it scales well in our benchmarks.
The rest of
of the paper
paper is organized as follows:
follows: Section 22
principle
discusses related work and Section 3 introduces the principle
of snapshot isolation more precisely and describes efficient
algorithms to implement it, with or without
without additional linof individual transactions. Section 4 presents
presents
earizability of
our STM implementation
implementation and Section 5 describes its seamstandard
less integration in the Java language using only standard
of our archiJava mechanisms. We evaluate the efficiency of
tecture and algorithms in Section 6. Finally, Section 7 concludes the paper.

2.

RELATED WORK

2.1 Software
Software Transactional Memory
Software Transaction Memory is not a new concept
concept [20]
[20]
but it recently attracted much attention because of
of the rise
of multi-processor and multi-core systems. There are wordobject-based [13]
[13] STM implementations.
implementations. The
based [11]
[ll]and object-based
design of the latter, Herlihy's
Herlihy's DSTM, is used by several curimplementations. Our SI-STM is object-based
object-based
rent STM implementations.
and thus uses some of
of DSTM1s
DSTM's concepts. However, SI-STM
SI-STM
is a multi-version STM, whereas in DSTM objects have only
implementaa single version. Furthermore, existing STM implementatransactional consistency, whereas
tions only provide strict transactional
SI-STM additionally provides support for snapshot
snapshot isolaperformance of
of suitable applition, which can increase the performance
cations.
transacIn the original STM implementations, reads by a transaction are invisible to other transactions: tto
o ensure that consistent data is read, one must validate that all previously
previously
opened objects have not been updated
updated in the meantime. If
If
reads are ttoo be visible, transactions must add themselves
read
ttoo a list of readers aatt every transactional object they read
detect confrom.
from. Reader lists enable update transactions to detect
flicts with read transactions. However, the respective checks
can be costly because readers on other CPUs update
update the list,
which in turn increases the contention of
of the memory inter[19, 181
18] investigated the tradeconnect. Scherer and Scott [19,
off between invisible and visible reads. Thev
They showed that
that
visible reads perform much better in several benchmarks
benchmarks
but, ultimately, the decision remains application-specific.
Marathe et al. [17]
n STM implementation that
[17] present aan
that
adapts between eager and lazy acquisition
acquisition of
of objects (i.e.,
a t access or commit time) based on the execution
at
execution of
of previous transactions. However,
However, they do not explore the trade-off
trade-off
between visible and invisible reads but suggest that
that adaptation in this dimension could increase ~erformance.
performance. Cole
and Herlihy propose a snapshot access mode [4]
[4] that
that can be
roughly described as application-controlled invisible reads
validation by
for selected transactional objects with explicit validation
the application.
application. The only STM that we are aware of
of having a design similar tto
o ours is [3].
[3]. However, in their
their STM
design, every commit operation, including the upgrade of
of
transaction-private data tto
o data accessible by other threads,
synchronizes on a single global lock. Thus, this design is
not fault-tolerant because there is no roll-back mechanism
mechanism
for commits. Additionally, even in cases where write operations do not conflict, only a single thread
thread can be used for
updating memory. No performance
performance benchmark
benchmark results are
provided.
Read accesses in our SI-STM are invisible to other trans-

actions
actions but do
do not require
require revalidation of previously read
objects
objects on every
every new read access.
access. The multi-version information
mation available
available to
t o each
each transactional objects provides inexpensive
expensive validation by inspection of the timestamps of each
version
version (without
(without having to
t o access
access previously read objects).
objects).
We
We thus
thus get the
the benefits of invisible
invisible reads but at a much
lower
lower cost.
cost.
Most STM
STM implementations support explicit transaction
demarcation
demarcation and read and write operations,
operations, whereas only
aa few
few provide more convenient language integration.
integration. Harris
ris and
and Fraser propose adding guarded code blocks to the
Java
[Ill, which are
are executed as
as transactions as
Java language
language [11],
soon
as the
the guard condition becomes true. SXM [9]
[9] is an
soon as
object-based
object-based STM
STM implementation in C#,
C#, which uses attributes
tributes (similar to
to Java annotations) for
for the declaration of
transaction
transaction boundaries but requires additional code to call a
transaction
(i.e., the call is
is different from a normal method
transaction (i.e.,
call).
C# post-processor
post-processor to imcall). They
They suggest extending
extending the C#
plicitly start transactions.
transactions. In contrast,
contrast, our SI-STM employs
widely
annotat ions to transwidely used
used aspect
aspect weavers
weavers and Java's annotations
parently add
add transaction support. It does not require any
changes
changes to
to the programming language.
Most STM
STM implementations are
are obstruction-free and use
contention
[13] to ensure progress. Scherer and
contention managers
managers [13]
Scott
Scott presented several contention managers [19,
[19, 18]
181 including
ing the
the Karma
Karma manager used in Section 6.
6. Guerraoui et
al.
to mix different managers [9]
[9] and preal. investigated how to
sented
[lo] and FTGreedy [8]
[8] managers, which
sented the Greedy [10]
respectively guarantee aa bound on response time and achieve
achieve
fault-tolerance.
fault-tolerance.

2.2
2.2 Snapshot
Snapshot Isolation
Isolation
Snapshot
Snapshot isolation
isolation was
was first
first proposed by Berenson et al.
al. [1]
[I]
and
and is
is used by several database
database systems. Elnikety et al.
al.
present aa variant [5]
[5] of snapshot isolation in which transactions
actions are
are allowed
allowed to
to read versions of data that are older
than
than the start
start timestamp of the transaction. They use this
weaker
weaker notion for
for database replication but require convenconventional
tional snapshot isolation for
for transactions running on the
same
same database
database node.
Conditions
Conditions under which non-serializable executions can
occur under snapshot isolation are
are analyzed by Fekete et
occur
al. 16].
1.61. They show
show how to
t o modify applications to execute
al.
correctly under snapshot isolation and show that the TPC-C
correctly
benchmark, an
an important database benchmark that is repbenchmark,
for real-world applications,
applications, runs correctly under
resentative for
snapshot isolation.
isolation.
snapshot
al. formalize
Lu et al.
formalize in [16]
[I61 the conditions under which
transactions can be safely executed with snapshot isolation.
isolation.
They use
use aa notion of semantic
semantic correctness instead of strict
They
serializability. This
This way,
way, the checks
checks that have to
t o be perserializability.
formed to
to ensure correctness are
are reduced to the combinaformed
tions between the
the postcondition of the set of all read options
erations of aa transaction and the write operations of other
erations
transactions. No further
further intermediate states have to be contransactions.
sidered. We
We have
have used their conditions to construct SI-safe
SI-safe
sidered.
implementations of aa linked list and a skip
skip list.
implementations

3. SNAPSHOT
SNAPSHOT ISOLATION
ISOLATION
3.
The idea of snapshot isolation [1]
[I] is
is to
t o take a consistent
The
the data at the time startT
start^ when a transacsnapshot ST of the
snapshot
T starts,
starts, and have
have T
T perform all read and write operar
operation T
S T . When an update T
T tries to
t o commit,
commit, it has to
tions on
on ST.
tions

get
unique timestamp
timestamp commitT
that is
is larger
larger than
than any
any exexget aa unique
commit^ that
isting start or commit timestamp. Snapshot isolation
isolation avoids
write/write conflicts based on the first-committer-wins
first-committer-wins prinwritelwrite
ciple: if another transaction
transaction T2
T 2 commits before T tries to
commit and T2's
T 2 's updates are not in T's
T's snapshot SST,
T , i.e.,
commitT2
commitT, > startT,
start^, then T has to be aborted.
Snapshot isolation does not guarantee serializability
serializability but
but
avoids common isolation anomalies like dirty reads, dirty
writes,
1'1]. Snapshot isolation
isolation
writes, lost updates, and fuzzy reads I:1].
expected to perform well
is an optimistic approach that is expected
for workloads with short update transactions that
that conflict
minimally and long read-only transactions. This matches
many important application
application domains and slight variations of
of
snapshot isolation are used in common databases like Oracle
and Microsoft SQL server [6].
[6]. Hence, we are investigating
if snapshot isolation could be a good foundation for STMs
too.

3.1 Design and Semantics
Our SI-STM provides the same properties
properties as standard
snapshot isolation except that we do not enforce the firstcommitter-wins principle.
principle. Instead, as in other obstruction
free
contention managers tto
free STM implementations, we use contention
o
arbitrate writelwrite
write/write conflicts. We also provide
provide the option to
enforce linearizability for transactions: at commit time, we
check for readlwrite
read/write conflicts and only permit
permit transactions
write/write nor readlwrite
read/write
to commit if they have neither writelwrite
conflicts.
Our major goal was to develop a lightweight snapshot algorithm that can both decrease the overhead of
of snapshot
isolation and maximize the freshness of
of the objects used
used in
a transaction. The motivation
motivation behind
behind the freshness requirement is twofold. First, to address the often heard
heard critique
about snapshot isolation being difficult to use because
because it acof writelwrite
write/write
cesses
cesses old data. Second, tto
o reduce the number of
conflicts and the memory footprint of
of the system (by facilitating that old versions be discarded earlier). Indeed, the
fresher the data in the snapshot,
snapshot, the lower is the probability
probability
of having a writelwrite
write/write conflict because it might
might contain the
newest data written by other transactions.
of our design is a lazy interval snapshot
snapshot
The main feature of
algorithm. Instead of
of taking a snapshot at the start of
of a
T , we lazily acquire a snapshot: we add a copy
transaction T,
of an object o0 to the snapshot just
just before T accesses o0 for
the first time. Preferably, we would like to add 0's
o's latest
latest
version,
version, i.e., a copy taken after the most recent committed
transaction that updated o. However,
However, this might not guarantee that the snapshot remains consistent. We say that
that
a snapshot ST is consistent iff
iff there exists a time t such
o the most
that each copy ci
Ci of
of object oi
0i in ST corresponds tto
most
recent version of
of oi
0i at time tt..
To keep a snapshot consistent, one could perform
perform a valio the
dation of
of the snapshot whenever adding a new object tto
read set. A naive validation
validation would be quadratic in the size
of the read set. This would be unacceptable
unacceptable for large transactions. To address this issue, we designed a new algorithm
to determine the consistency
consistency more efficiently.
efficiently.
Each transaction T lazily acquires a consistent interval
interval
snapshot ST that is valid
valid within an non-empty
non-empty validity inVT
m i n T ,maxT]:
terval V
= [[minT,
maxT]: each copy c+
c; of
of object oi
0i in ST
ST
T =
is the most recent version of
of oi
0i for any time in VT
VT and no
other transaction can commit a newer version of
of oi
0i in inm i n T ,m
a z ~ ] The
.
validity
terval ((minT,
maxT].
validity interval is computed
computed on

.'

010

t o the objects read by the transaction and
the fly according to
their available versions. Of course different transactions will
ci as long as these transactions only perform
share a copy Ci
accesses.
read accesses.
T accesses its
Let firstT
first T be the time when transaction T
first object. Our algorithm constructs a snapshot ST with
VT
= [minT,
[minT,maxT],
m a x ~ ]where
,
maxT 2:
2 minT.
min~.
validity interval V
maXT
T =
a t some point in
We guarantee that the snapshot is valid at
follows, or coincides with, the first access,
access, i.e.,
time that follows,
maXT
maxT 2:
2 ffirst
i t TT.. The validity interval of the snapshot can
be such that minT
min~
> firstT.
first T . This means that, unlike other
optimizations of snapshot isolation that use snapshots of
the past, we can actually take a snapshot of the future,
future, i.e.,
not yet valid at the time the transaction starts processing.
To simplify matters, we define the effective start time of
max(firstT,
m i n T ) . In that way,
way, a snapshot
T as max(first
transaction T
T , minT)'
is conceptually taken at
a t the start of a transaction-just
transaction-just as
expected by snapshot isolation.

3.2 Algorithm
Each update transaction T has a unique commit timestamp commitT.
commit^. The timestamps used in our implementation are all based on unique and monotonically increasing
times. This allows us to associate
integer values for commit times.
each object 0o with a history of object versions ov"
oV2 , ...
ovl ,ov2,.
..
with Vi+1
vi+l > Vi
vi and object version ov,
ovi being valid in the time
range [Vi,Vi+1
[v,,vi+l -- 1].
11. We call this range the validity interval
of object version ov,.
ovi. It indicates that 0o was updated by a
vi and no other transaca t time Vi
transaction that committed at
(vi,vi+l -- 1].
11.
tion has committed a new version of 0o within (Vi,Vi+1
allows us to assoass@
The validity interval of object versions allows
S T , constructed lazily by a transaction T,
T,
ciate the snapshot ST,
VT == [minT,
[ m i n T ,maxT].
maxT]. V
VT
with a validity interval VT
T is the intersection of the validity intervals of all object versions in ST.
ST.
Hence, each object version in ST was committed no later
m i n ~and no transaction committed another version
than minT
VT.
within V
T .
Read access:
access: When a transaction TT reads an object 0o that
is not yet in ST,
S T , we look for the most recent version ov,
ovi with
V T . We compute the new
a validity interval V that overlaps VT.
validity interval of the transaction as the intersection of V
and VTT..
Write access: When a transaction TT tries to
t o update an
Write
object 0o for the first time, a private copy of this object is
created. We only permit one transaction to acquire a private
copy of an object. If
Tz2 attempts to upIf a second transaction T
changes, we have a write/write
writelwrite
date 0o before T committed its changes,
conflict. In this case,
case, the contention manager is called to
t o determine which of the two transactions needs to
t o be aborted
delayed). In that way,
way, we perform a forward validation
(or delayed).
of update transactions.
Commit: A transaction can commit as long
lone
Commit:
" as its validVT
= [minT,
[minT,maxT]
maxT] is non-empty, i.e., maxT
maxT 2:
2
ity interval V
T =
minT.
m i n ~ If
.If we keep a sufficiently long history of objects, the
validity interval will never become empty. When an upup
date transaction commits, it receives
receives a unique timestamp
commit^. Read-only transaction do not have a unique comcommitT.
mit timestamp as they do not update objects.
Memory Overhead:
Overhead: In our measurements we keep a small
number k of old variants for each object.
obiect. In future
future we will
change this and will use a fixed
fixed number of weak references
to
t o old variants of an object instead. In this way,
way, the Java
garbage collector will be able to automatically reclaim old
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Figure 3: A
A transaction
transaction reading
reading three objects.
objects.

variants in case more memory is needed. The memory overoverhead will then depend on the available memory,
memory, i.e., no additional copies are kept in case no memory is available and
up to k variants if the Java virtual machine has sufficient
memory available.
Extension of
of validity intervals: When a transaction TT
ovi to
t o its snapshot ST,
ST,
adds the most recent object version ov,
the time Vi+1
vi+l at
a t which ov,
ov' expires is not yet known (otherwise,
ovi would not be the most recent version). Thus,
erwise, ov,
ovi's validity temporarily to the
we set the upper bound on oV"s
commit^,, where TT,c is the most
most recent commit time (COmmitTe'
transaction).
recently committed transaction).
T , we check if
To extend the validity range of transaction T,
any temporary upper bound on the validity of the objects in
t o a later time. Our system tries to extend
ST can be shifted to
VT if V
VT
the validity interval VT
T becomes empty. The goal of
frequency. Additional
this extension is to decrease the abort frequency.
proactive extensions could be useful in some cases. However,
However,
justified by possible
deciding whether extension costs are justified
future
throughput gains is nontrivial and remains a task for future
work.

EXAMPLE
To illustrate the concepts of
of lazy snapshot
EXAMPLE
2. To
0 1 , 02
02
transaction TT that reads objects 01,
isolation, consider a transaction
0 3 (see Figure 3).
3). When
When TT accesses 02
02 for
and 03
for the first
first
T reads the most recent version 0~2
o12 of
of 02
02
time at time 13, T
T read 01 at
even though this version did not yet
yet exist when Tread
0 3 at 15,
15, TT cannot use the most recent
11. When
When accessing 03
11.
version 0§4 of
o~o and
of 03 because the validity intervals of
of oiO
Therefore, the snapshot S of
of TT consists
0§4 do not overlap. Therefore,
of
0~2, and 0§1
oiO, ol2,
0;' with a validity interval
of object versions o~o,
VT == [12,13].
[12,13].
VT
0

0i4

0i4

Linearizability
3.3 Linearizability
We have implemented an
a n optimistic approach that can
[2] of transactions. If
enforce linearizability [2]
If a programmer requests linearizability,
linearizability, a transaction T can only comcommit^ if its validity interval contains time
a t time commitT
mit at
commit^ -- 1,
1, i.e., all objects read by TT are still valid at
at
commitT
commits. The intuition is that all object verthe time T commits.
and,
sions in T's snapshot are valid up to T's commit time and,
readlwrite nor write/write
writelwrite conflicts
hence, there are neither read/write
T.
affecting T.
t o extend
To minimize aborts, a transaction T will try to
its validity interval before committing. If
If there are no read/write conflicts, i.e.,
i.e., no objects of T's read-set have been
updated,
updated, T will be able to extend the validity interval to
to
the current time and consequently commit.

4. STM IMPLEMENTATION
We now describe the architecture developed to support
lightweight transactions in Java. Our transactional mem-

ory
ory is
is implemented as
as a software library.
library. The main components
nents exposed
exposed to
t o the application developer are transactions
and
and transactional objects.
objects. In addition, it features
features a modular
lar architecture for
for dealing with contention and transaction
management.

4.1
4.1 Transactions
Transactions
Transactions are
are implemented as
as thread-local objects, i.e.,
the
the scope
scope of aa transaction is
is confined inside the current
thread
thread of control.
control. The
The application developer can programmatically start
start aa transaction,
transaction, try to commit it,
it, or force it to
abort.
abort.
As
[13], transaction objects (see Figure 4)
4) contain a
As in
in [13],
status
status field,
field, initially set to
t o ACTIVE,
ACTIVE, that can be atomically
changed
changed to
to either COMMITTED
COMMITTED or ABORTED
ABORTED using a compare
and
operationedepending on whether the transand swap
swap (CAS)
(CAS) operation-depending
action
action successfully completes or not.
not. A transaction object
can
can additionally
additionally keep track of the objects being read and
updated (read-set and
and write-set) and maintains timestamps
indicating
indicating the
the transaction's start and commit times. Timestamps
tamps are
are discrete
discrete values generated by a global lock-free
lock-free
counter
counter that can be atomically incremented and read.

4.2
4.2 Transactional Objects
Objects
Transactional objects are
are STM-specific wrappers that control
trol accesses
accesses to
to application objects.
objects. They manage multiple
version of the
the object's state
state on behalf
behalf of active transactions.
Regular
Regular objects being wrapped must be able to duplicate
their state,
as transactional wrappers
state, i.e., clone themselves, as
need to
t o create
create new versions.
versions.
Before
Before being used by the application,
application, a transactional object must be "opened", i.e.,
i.e., a reference to the current state
of
of the
the application
application object must be acquired. A transactional
object
object can be opened for
for reading or for
for writing.
writing. If a transaction
tion opens
opens the
the same object multiple times,
times, the same state is
returned. An object opened for
for reading can be subsequently
opened
opened for
for writing
writing (similar
(similar to
to lock promotion in databases).
Opening
Opening aa transactional object may fail
fail and force the current
rent transaction to
to abort.
abort.

4.3
4.3 Contention
Contention Management
Management
Conflicts are
are handled in a modular way by the means of
Conflicts
contention
[13]. Contention managers are
contention managers,
managers, as
as in [13].
invoked
invoked when aa conflict occurs
occurs between two transactions and
they must take actions to
e.g., byabortby abortto resolve the conflict,
conflict, e.g.,
ing
ing or delaying one
one of the conflicting
conflicting transactions. Contention managers can take decisions
decisions based on information
tention
stored
stored in transaction objects
objects (read- and write-set, timestamps), as
as well
well as
as historical data maintained over time. In
tamps),
particular, contention managers
managers can request to
t o be notified of
particular,
events (start,
(start, commit, abort,
abort, read, write) and
transactional events
use this
this information to
to implement sophisticated conflict resuse
olution strategies.
strategies.
olution

4.4 Transaction
Transaction Management
Management
4.4
Our STM
STM implementation currently supports two transOur
action management models.
models. The
The first one is very similar
action
[9], which is in turn simit o the
the SXM
SXM of Herlihy et al.
al. 19],
to
[13] but uses visible reads. It allows
allows multilar to
t o DSTM [13]
lar
CAS operation
operation on a variable takes as
as argument a new
-*A
A CAS
value vv and
and an
an expected value e.
e. It
I t atomically sets the value
value
of the
the variable to
to vv if the current value of vv is equal to e.
e. It
of
was read.
read.
returns the
the value
value of vv that was
returns

pie readers or a single writer-but
writer-but not both-to
both-to access a
ple
given object. Updates to a shared object are performed
performed on
a transaction-local copy, which becomes the current version
version
transaction commits. A single consistent version
version
when the transaction
of each shared object is maintained aatt a given time. Support
for SXM has been implemented essentially for comparison
purposes and we shall not describe it further.
transaction management model, termed
termed SIThe second transaction
STM,
STM, implements multi-version concurrency control and snapshot isolation as described in Section 3. Shared objects are
accessed indirectly via transactional wrappers that can be
invoked concurrently by multiple threads and effectively behave as transactional
transactional objects.
Transactional objects maintain a reference to a descriptor, called locator 1131,
[13], that keeps track
track of
of several versions
of the object's
object's state (see Figure 4): a tentative version
version being
written tto
o by an update transaction ((tentative);
t e n t a t i v e ) ; a committed version ((state)
s t a t e ) together with its commit timestamp
(commiLts);
of the
(commit-ts); and the n previous committed versions of
object (old-versions)
(old_versions) together with their commit timestamp. n
n is a small value that is typically between 1
1 and 8.
A locator additionally stores a reference to the writer, i.e.,
the transaction
transaction that updates the tentative version, ifif any
(transaction). Note that the locator does not keep track
of transactions that read the object.
References tto
upo a locator can be read atomically and updated using a CAS operation. Once a locator has been
been registered by a transactional object, it becomes immutable and
is never modified. When a transactional
transactional object is created,
its locator is initialized with the state of
of the object being
being
wrapped as committed version, and 0 as commit timestamp;
other fields are set to null.
of the object as follows: ifif
We define the current version of
the ttransaction
of the locator is null, or ifif the last
r a n s a c t i o n field of
writer has aborted, then the current version corresponds
corresponds to
the committed version of
of the object ((state)
s t a t e ) with its associated commit timestamp (commit-ts);
(commit_ts); ifif the last writer
writer
has committed, then the current version
version corresponds
corresponds to the
tentative version of
of the object ((tentative)
t e n t a t i v e ) with a commit
o that of
timestamp equal tto
of the writer; finally, ifif the writer
writer
is still active, the current version
version is undefined.
undefined.
When a transaction accesses aan
n object in write mode for
the first time, we check in the current locator whether
whether there
is already an active writer. If
If that is the case, there is a conflict and we ask the contention manager to arbitrate between
between
both transactions before retrying. Otherwise, ifif a validity
condition to be described shortly is met, we create a new
locator and register the current transaction
transaction as writer.
writer. We
store references to the current and previous versions in the
new locator and we create a new tentative version by duplicating the state of
o
of the current version. Finally, we try tto
update the reference to the locator in the transactional
transactional object
ject using a CAS operation. If
If this fails, then a concurrent
transaction has updated the reference in the meantime and
we retry the whole procedure. Otherwise, the current
current transaction continues its execution by accessing its local tentative
tentative
version.

EXAMPLE3. Consider the example iinn Figure 5. TransEXAMPLE
action TI
T 1 is registered as writer in the locator of
of the transT 1 has committed, the tentative version
actional object. As TI
corresponds to the current state of
of the object, with a commit
commit
timestamp of
of 53. Transaction Tz
T 2 accesses the transactional
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F i g u r e 4: Sample
S a m p l e locator
l o c a t o r for
f o r aa transactransacFigure
tional
t i o n a l object
o b j e c t with
w i t h an
a n active
a c t i v e writer.
w r i t e r . The
The
latest
Data3 with
l a t e s t consistent version is Data3
w i t h vavalidity starting
s t a r t i n g at time
t i m e 45.

Figure
S a m p l e locator
l o c a t o r for
f o r aa transactional
t r a n s a c t i o n a l object
o b j e c t with
w i t h aa
F i g u r e 5: Sample
committed
A n o t h e r transaction
transaction T
T22 opens
opens
c o m m i t t e d writer
w r i t e r T 1I (left). Another
t h e transactional
t r a n s a c t i o n a l object
o b j e c t in
i n write
w r i t e mode
m o d e and
a n d creates
c r e a t e s aa new
new
the
locator
l o c a t o r (right).

Locator, with versions
object in write mode and creates a new locator,
shifted by one position
position with respect to the old locator (the
old tentative version becomes the new committed version).
Then, T
T22 creates a copy
COPY of the current state as tentative
Then,
version and uses a CAS operation to update the reference to
0
the locator in the transactional object.

'

for accessing transactrans=One can note that the algorithm for
follows the same general printional objects in write mode follows
ciple as
as in DSTM, with variations resulting principally from
versioning and timestamp management. In contrast, read
different manner. As a
operations are handled in a very different
fact, the key to the efficiency
efficiency of our SI-STM model
matter of fact,
is that no modification to
t o the locator nor validation of previously read objects is necessary when accessing a transactrans=tional object in read mode.
Each version has a validity range,
range, i.e., an
a n interval between
two timestamps during which the version was representing
the current state. This range starts with the commit timestamp of the version and ends one time unit before
before the comcornmit timestamp of the next version. For instance,
instance, in Figure 4,
Datal and Data2
Data 2 have validity ranges of [31,38)
4, Data'
[31,38) and
[38,45), respectively; Data3
at
[38,45),
Data 3 has a validity range starting at
a n upper bound still unknown. For each transac45 with an
tion, we also maintain a validity range that corresponds to
the intersection of the validity ranges of all the objects in
its read-set.
read-set. A necessary condition for the transaction to be
able to
t o commit is that this range remains non-empty.
When opening a transactional object in read mode,
mode, the
transaction searches through the committed versions of the
object starting by the most recent and selects the first that
If there is no such version,
version,
intersects with its validity range. If
we try to extend the validity range of the transaction by
recomputing the unknown upper bounds of the objects in
the read set,
set, as described in Section 3. If
If the intersection
remains empty after the extend, the transaction needs to
abort. In all other cases,
cases, we simply update the validity
range of the transaction and return the selected version.
We can now describe the missing validity condition on
write accesses.
accesses. Tentative versions also have an open-ended
range, which starts with the commit timestamp of
validity range,
the cloned state and must also intersect with the validity
Therefore, a write access will fail
fail
range of the transaction. Therefore,
if the commit timestamp of the current version is posterior to
the validity range of the transaction (even after an extend).

5. LANGUAGE
LANGUAGE INTEGRATION
INTEGRATION
Most of the STM implementations we know of provide explicit constructs for
for transaction
transaction demarcation
demarcation and accesses to
transactional objects. The programmer uses special operations to start,
start, abort,
abort, or commit the transaction associated
associated
with the current thread, as well as retry transactions that
fail to commit. Further, the programmer needs to explicitly instantiate transactional objects and provide support
for
for creating copies of the wrapped objects.
objects,
Our STM implementation is no exception and features
features
such a programmatic interface. It features a declarative approach for seamless
seamless integration of lightweight transaction
in Java applications. To that end,
end, we use a combination
of standard
standard techniques: the annotation feature
feature of Java
J~~~1.5
1.5
aspect-oriented programming
[15]. Antogether with aspect-oriented
programming (AOP) [15].
notations are metadata that can be associated with types,
methods, and fields
fields and allow programmers to decorate Java
code with their own attributes.
attributes, Aspect-oriented
Aspect-oriented programming
,ing is an approach
approach to writing software,
software, which allows developers to easily capture and integrate cross-cutting concerns,
or aspects,
aspects, in their applications.
applications,

5.1
5.1 Declarative STM Support
Our language integration mechanisms provide implicit transaction demarcation and transparent access to transactional
objects.
objects. The programmer only needs to add annotations
annotations
freed from
from the burto relevant classes and methods. He is freed
den of dealing programmatically with the STM,
STM, which in
turn limits the risk of introducing software bugs in complex
transactional constructs.

5.1.1
j e l a l

Declaring transactional objects
objects

Transactional objects to be accessed in the context of con@Transactional.
current transactions must have the annotation ~Transactional.
fields are managed by the
All accesses to their methods and fields
isolation. Specific
Specific
transactional library so as to guarantee isolation.
t o inmethods can be additionally annotated by @Readonly
~ReadOnly to
dicate that they do not modify the state of the target object;
object;
t o distinthe transaction manager relies on this information to
guish reads from writes.
4, transactional objects should
As mentioned in Section 4,
t o clone their state.
state. Support for object duplication is
be able to
transparently to transactional objects, provided that
added transparently
(1) of primitive type, or
fields are either (1)
all their instance fields
(e.g., strings), or (3)
(3) transactional. If
If that is
(2) immutable (e.g.,

not
pubnot the
the case,
case, the
the transactional
transactional object
object should
should define
define aa p
ub
lic
lic method duplicate
d u p l i c a t e()0 that performs aa deep copy of the
object's
object's state.
state.

5.1.2
5.1.2 Specifying
Specifying transaction demarcation
Our
Our language integration mechanisms also
also feature
feature implicit
transaction demarcation:
demarcation: methods that have the annotation
~Atomic
@Atomicwill
will always
always execute in the context of a new transaction.
action. Such
Such atomic
atomic method are transparently reinvoked if
the
the enclosing transaction fails
fails to
t o commit due to conflicting
accesses
accesses to
to transactional objects.
objects. Transactions that span
arbitrary
arbitrary blocks of code must using explicit demarcation.
demarcation.
Alternatively,
Alternatively, aa method can be declared with the ~Isolated
@Isolated
annotation.
annotation. The
The difference
difference between atomic
atomic and isolated is
subtle:
subtle: if an
an exception is
is raised by an atomic method, the
enclosing
enclosing transaction is
is aborted before propagating the exception
ception to
to the caller;
caller; in contrast,
contrast, isolated methods always
always
commit
commit the
the partial effects
effects of the transaction before propagating
gating the exception.
exception. The
The choice
choice between atomic and isolated
lated methods depends on the application semantics.
EXAMPLE
4. Figure 66 presents an implementation of
of the
EXAMPLE4.
integer
1. Observe
Observe that the code
integer set
set introduced in Example
Example 1.
makes
makes no
no reference to
to STM,
STM, with the exception of the annotations.
tations. Transactional
Transactional constructs are
are transparently weaved
in
in the
the application
application by AOP.
AOP. Compare
Compare this code
code with the exexplicit approach presented in (13).
0
[I 31.

5.2
5.2 AOP
AOP Implementation
Our
Our STM
STM implementation
implementation uses AOP to transparently add
transactional support to
t o the application based on the annotations inserted by the developer. Each object declared
as
as transactional is
is extended
extended with a reference to
t o a transactional wrapper, methods to open the object in read and
write
write mode,
mode, and support
support for
for state duplication.
We
We use AOP
AOP around advices to transparently create a new
transaction for
for each call to
t o an atomic
atomic or isolated method.
Transactions
Transactions that fail
fail to commit are
are automatically retried.
Similar
advices are
are defined on transactional objects to inSimilar advices
tercept and
and redirect method calls
calls and field
field accesses to
t o the
appropriate version.
appropriate
The AOP
AOP weaver integrates
integrates the aspects in the application
The
at compile-time
compile-time or at
a t load-time. In comparison with explicit
at
transaction management,
management, an application that uses declaratransaction
tive
tive STM
STM incurs aa small
small performance penalty, mostly due to
the
the additional runtime overhead of advices and the extra indirection for
for every
every access
access to
t o a transactional object (instead
direction
of the
the first
first access
access only).
only). Overall,
Overall, the efficiency
efficiency loss remains
of
very small
small and is
is easily
easily compensated by the many benefits
very
of implicit transaction demarcation and transparent access
of
t o transactional objects.
objects. Note finally
finally that declarative and
to
programmatic constructs can be mixed within the same application.
plication.

6. PERFORMANCE
PERFORMANCE EVALUATION
EVALUATION
6.
To evaluate
evaluate the performance of our STM with snapshot
To
isolation, we
we compared it with two other implementations.
isolation,
[9],
The first
first one
one follows
follows the design
design of SXM by Herlihy et al.
al. [9],
The
an object-based STM
STM with visible reads, with a few minor
an
extensions. The
The second follows
follows the design of Eager ASTM
extensions.
Marathe et al.
al. as
as described in [17].
[17]. Henceforth, we
by Marathe
shall call
call these
these STM
STM implementations SI-STM,
SI-STM, SXM,
SXM, and
shall

ASTM. Read
Read operations
operations in
in SXM
SXM are
are visible
visible tto
other threads,
threads,
ASTM.
o other
whereas they
they are
are invisible
invisible in
in ASTM
ASTM and
and SI-STM.
SI-STM. Where
Where
whereas
appropriate, we show results for another variant of
of ASTM
that only validates the read objects at the end of
of a transaction (single-validate
(single-validate ASTM). All other STM implementations guarantee that all objects read in a transaction always
represent a consistent view. Note that we compare SI-STM
with similarly designed STMs so as tto
o determine the performance of snapshot isolation and SI-STM's
SI-STM's inexpensive
validation.
We use five micro-benchmarks: a simple bank application;
micro-benchmarks tto
required
two micro-benchmarks
o investigate the CPU time required
for the read and write operations of
of an STM; and an integer
set implemented as a sorted linked list; and an integer set
implemented as a skip list.
of two transaction
The bank micro-benchmark consists of
(1) transfers, i.e., a withdrawal from one account foltypes: (1)
lowed by a deposit on another account, and (2) computation
of the aggregate balance of
of all accounts. Whereas the former
transaction is small and contains 2 readlwrite
read/write accesses, the
latter is a long transaction consisting only of
of read accesses
account). To highlight
highlight the advantages of
of STMs,
(one per account).
fine-granular and coarsewe additionally present results for fine-granular
granular lock-based implementations of
of these transactions,
in which locks are explicitly acquired and released. The former uses one lock (standard monitor
monitor implementation)
implementation) per
per
account while the latter uses a single lock for all accounts.
implementation has lower runtime
Note that the lock-based implementation
overhead as it uses programmatic constructs instead of
of the
declarative transactions of
of SI-STM;
SI-STMj hence, comparison of
of
absolute performance figures is not exactly fair.
with four Xeon
Xeon
We executed all benchmarks on a system with
CPUs,
CPUs, hyperthreading enabled (resulting in eight logical
CPUs),
of RAM, and Sun's Java Virtual Machine verCPUs), 8GB of
sion 1.5.0.
1.5.0. We used the virtual machine's default configuration for our system: a server-mode virtual machine, the
Parallel garbage collector, and a maximum
maximum heap size of
of 1GB.
1GB.
We set the start size of
of the heap to its maximum size. Results were obtained by executing five runs of
of 10 seconds for
every tested configuration and computing the 20% trimmed
i.e., the mean of
of the three median values. All STMs
mean, i.e.,
use the Karma [I91
[19] contention manager.
Figure 7 shows the throughput
throughput results for the bank
bank application with 50 and 1024 accounts, and with 0% and 10%
read transactions (other transactions are money transfers).
Note that throughput is the total throughput
throughput of
of all threads
and that the number of
of threads is shown with a logarithmic
scale.
Under high write contention workloads (50 accounts) and
without long read-only transactions, SI-STM has slightly
slightly
higher overhead than SXM and ASTM. For larger numbers
numbers
of accounts (not shown),
shown), throughput
throughput increases for the STMs
and fine-grained locks because of
of less contention.
SI-STM also scales well when there are long read-all
read-all transactions, whereas SXM suffers from a high conflict rate because of
of visible reads and cannot take advantage of
of additional CPUs. Although both SI-STM and ASTM use invisible reads, the throughput of
of the ASTM version that always
guarantees consistent reads is very low because of
of the validation overhead. When ASTM only performs validation at the
end of a read-only transaction (single-validate), the throughput is significantly higher. However,
However, the transactions might
read inconsistent data. For example, ifif a transaction
transaction needs
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@Transactional
public
p
u b l i c class
c l a s s Node {
private
p r i v a t e int
i n t value;
private
p r i v a t e Node nextj
next;
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public
p
u b l i c Node(int v) { value =
= v; }
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public
p
u b l i c void
v o i d setValue(int v)
v ) { value =
= v;
v; }
public
p
u b l i c void
v o i d setNext(Node n)
n ) { next =
= n;
n; }

}}
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if (next.getValueO
(next.getValue() ==
== v)
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return
r e t u r n false;
False;
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@ReadOnly
OReadOr~ly

public
p
u b l i c int
i n t getValueO
getvalue() { return
r e t u r n value; }
@ReadOnly
QReadOnly
public
p
u b l i c Node getNextO
getNext() { return
r e t u r n next; }
}

pu
p
u bblic
l i c class
c l a s s IntSet {
private
p
r i v a t e Node head;

Node n =
Node(v);
= nnew
e w Node(v);
n.setNext(prev.getNextO);
n.setNext(prev.getNext());
prev.setNext(n);
return
r e t u r n truej
true;

}
@Atomic
(FSAtomic
public
p
u b l i c boolean
b o o l e a n contains(int
contains(int v) {
prey =
Node prev
= headj
head;
Node next = prev.getNextO;
prev.getNext();
while
w
h i l e (next.getValueO
(next.getValue() <
< v) {
prey
prev =
= next;
next =
prev.getNextO;
= prev.getNext();
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public
IntSetOOP() {
p
u b l i c IntSetOOPO
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= new
n e w Node(Integer.MIN-VALUE);
Node(Integer.MAX_VALUE);
Node max =
= new
n e w Node(Inteeer.MAX-VALUE):
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public
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b o o l e a n add(int
a d d ( i n t v) {
prey =
Node prev
= head;
Node next =
= prev.getNextO;
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while
w
h i l e (next.getValueO
(next.getValue() <
< v) {
prey
nextj
prev =
= next;
next =
prev.getNextO;
= prev.getNext();
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F i g u r e 7: Throughput
T h r o u g h p u t results
r e s u l t s for the
t h e bank
bank b
enchmark.
to
t o read all elements of a linked-list-based
linked-list-based queue,
queue, it needs
to
t o validate its read set during the transaction to guarantee
that it terminates even when the queue is being modified by
other transactions.
If
If the number of accounts is large (1024)
(1024) and,
and, as a result,
write contention and the chance that an
a n object gets updated
is low,
low, SI-STM and single-validate ASTM outperform the
other STM variants.
variants. However,
However, if there is more than one
thread per CPU, the throughput of the STMs using invisible
reads decreases because preemption of threads decreases the
chance of optimistically obtaining a consistent view.
view.
To highlight the differences between STM designs that use
visible and invisible reads, Figure 88 shows the CPU time required for one read operation for read-only transactions of
different sizes.
sizes. In this micro-benchmark,
micro-benchmark, 88 threads read the
given number of objects.
objects. All transactions read the same objects (with the exception of the SXM benchmark run with
disjoint accesses) and there are no concurrent updates to
these objects. The fixed overhead of a transaction gets negligible when the number of objects read during the trans-
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action. Thus, using Eager ASTM should give representative
results.
For the skip list, STMs
STMs using invisible reads (ASTM and
SI-STM)
SI-STM) show good scalability and outperform SXM,
SXM, which
However, the
suffers from the contention on the reader lists.
lists. However,
transactions in the linked list benchmark are quite large (the
integer sets contain 250 elements)
elements) and ASTMs validation is
expensive.
informa,
expensive. SI-STM, on the contrary,
contrary, uses version information to compute the validity range much faster and scales
well up to the number of available CPUs.
The SI-safe variants perform better than the original implementations if the number of objects read by a transaction
is large, as in the linked list benchmark. On the other hand,
the overhead of the validation phase required to ensure linearizability is negligible in the skip list benchmark, where
t~e
the number of read objects is smaller.
smaller. Furthermore,
Furthermore, transactlOns
tions are shorter, which decreases the probability of concurrent updates resulting in a failed validation. SI-STM enables
the user to choose between both alternatives depending on
application specifics and performance requirements. Note
that SI-STM with linearizability still outperforms SXM
SXM and
ASTM in most cases:
cases: applications can benefit from SI-STM
even without using snapshot isolation and its additional engineering costs.
For all benchmark results for SI-STM shown here
here, the
maximum number of versions kept per object was 8.
D~ring
8. During
several tests with these benchmarks, we have noticed that
the maximum number of versions often had only a small influence
fluence on the throughput.
throughput. Keeping one or two versions was
sufficient to
t o achieve similar and sometimes even better results
sults than with 8 versions. We also found that, in our benchmarks, single-version STMs and SI-STM are throughputwise similarly affected by garbage collection overheads when
the heap size
size is small. We are currently investigating how
weak references and proactively extending the validity range
affect the properties of SI-STM.
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Figure 9:
9: SI-STM write overhead
action is high. SXM's visible reads have a higher overhead
than SI-STM's invisible reads. This overhead consists of the
costs of the CAS operation and possible cache misses
misses and
CAS failures if transactions on different CPUs add themselves
selves to the reader list of the same object. ASTM has to
guarantee the consistency of reads by validating all objects
previously read in the transaction, which increases the overhead of read operations when transactions get larger.
larger. Note
that, although not shown here,
here, ASTM transactions with
only a single validate at the end of each transaction perform
very similar to SI-STM.
SI-STM requires a central counter for the timestamps that
it needs for update transactions. SXM and ASTM do not
need such a counter,
counter, which is a source of contention if the
rate of commits is high. Figure 9 shows the overhead of
write operations in SI-STM by means of a micro-benchmark
similar to the one used for Figure 8.
8. However,
However, now the 8
threads write ttoo disjoint, thread-local objects.
objects. Acquiring
timestamps induces a small overhead,
overhead, which, however,
however, gets
negligible when at least 10
10 objects are written by a transaction. Furthermore, the overhead is smaller than the costs
of a single write operation. However,
However, the results in Figure 8
and Figure 9 are of course hardware-specific.
Figure 10
10 shows throughput results for two micro-benchmarks that are often used ttoo evaluate STM implementations,
namely integer sets implemented via sorted linked lists and
skip lists.
lists. Each benchmark consists of read transactions
transactions,
which determine whether an element is in the set, and up~
update transactions, which either add or remove
remove an element.
element.
For SI-STM, we present two results. First, modified implementations of the integer sets that operate correctly when
the STM provides snapshot-isolation, labeled as SI-safe;
SI-safe;
these variants were obtained by adding some write accesses
accesses
and using the correctness conditions given in [16].
[16]. Second,
the original (sequential)
(sequential) implementations (see Figure 6)
6) that
require strict transactional consistency and for which SISTM is configured to ensure linearizability. Distinguishing
between these variants allows
allows us to show the performance
impact of snapshot isolation and inexpensive validation separately. We do not release objects early.
early. Although early
release decreases the possibility of conflicts, it can mainly
be used in cases in which the access
access path to an object is
known. We use the linked list to conveniently model transactions in which a modification takes place, which depends
on a large amount of data that might be modified by other
transactions. Note that, for this type of transactions, lazily
acquiring updated objects makes not much of a difference
because the update operations are near the end of the trans-

7. CONCLUSION
We have designed,
designed, implemented, and evaluated a software transaction memory architecture (SI-STM)
(SI-STM) based on a
variant of snapshot isolation.
isolation. In this variant we use a contention manager ttoo support the first-committer-wins
first-committer-wins principle. The performance of SI-STM is competitive even with
manual lock-based implementations that do not have the
overhead of AOP.
AOP. Our benchmarks point out that SI-STM
shows good performance in particular for transaction workloads with long transactions. Our novel lazy snapshot algorithm can reduce the validation cost in comparison to
t o other
STMs with invisible reads like ASTM.
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ABSTRACT
There has been a flurry of recent Work
work on the design of high
performance software and hybrid hardware/software transactional memories (STMs and HyTMs).
HyTMs). This paper reexamines the design
- decisions behind several of these stateof-the-art
of-the-art algorithms,
algorithms, adopting some ideas, rejecting others,
all in an attempt to make STMs faster.
faster.
The results of our evaluation led us to the design of a
transactional locking (TL) algorithm which we believe to be
the simplest, most flexible,
flexible, and best performing STM/HyTM
to
t o date. It combines seamlessly with hardware transactions
and with any system's memory life-cycle,
life-cycle, making it an ideal
candidate for multi-language deployment today, long before
hardware transactional support becomes commonly available.
able.
Most important of all however were the results we derived
from a comprehensive comparison of the performance of nonblocking, lock-based, and Hybrid STM algorithms
algorithms versus
fine-grained hand-crafted ones.
ones. Contrary to our intuitions,
concurrent code generated in a mechanical fashion using our
TL
T L algorithm and several other STMs,
STMs, scaled better than
the hand-crafted fine-grained lock-based and lock-free
lock-free data
structures,
structures, even though their throughput was lower. We
found that it was the lower latency of the hand-crafted data
structures that made them faster than STMs, and not better
contention management or optimizations based on the programmer's understanding of the particulars of the structure.
This holds great promise for future mechanical generation
of concurrent code using hardware transactional support.
support.

1.
1. INTRODUCTION
A goal of current multiprocessor software design is to
t o introduce parallelism into software applications
applications by allowing
operations that do not conflict in accessing memory to proceed concurrently. The key tool in designing concurrent
data structures has been the use of locks.
locks. Unfortunately,
course grained locking is easy to program with, but provides very poor performance because of limited parallelism.

Fine-grained lock-based concurrent data structures perform
exceptionally well,
well, but designing them has long been recognized as a difficult task better left to experts. If
If concurrent programming is to
t o become ubiquitous,
ubiquitous, researchers agree
that one must develop alternative approaches that simplify
code design and verification. This paper is interested in
"mechanical"
'Lmechanical" methods for transforming sequential code or
course-grained lock-based code into concurrent code.
code. By
mechanical we mean that the transformation, whether done
by hand, by a preprocessor, or by a compiler,
compiler, does not require any program specific information (such as the propre
grammer's
relationships).
grarnmer's understanding of the data flow·
flow relationships).
Moreover, we wish to
t o focus on techniques that can be deployed to
t o deliver reasonable performance across a wide range
of systems today, yet combine easily with specialized hardware support as it becomes available.
available.

1.1
1.1 Transactional Programming
The transactional memory programming paradigm [19]
[19] is
gaining momentum as the approach of choice for replacing locks in concurrent programming. Combining sequences
of concurrent operations into atomic transactions seems to
promise a great reduction in the complexity of both programming and verification, by making parts of the code
appear to be sequential without the need to program finefinegrained locks.
locks. Thansactions
Transactions will hopefully remove from the
programmer the burden of figuring out the interaction among
concurrent operations that happen to conflict when accessaccessing the same locations in memory. Transactions that do
not conflict in accessing memory will run uninterrupted in
parallel, and those that do will be aborted and retried without the programmer
programmer having to worry about issues such as
deadlock.
deadlock. There are currently proposals for hardware implementations of transactional memory (HTM)
(HTM) [3,
(3, 11,
11, 19,
19,
30],
301, purely software based ones, i.e.
i.e. software transactional
memories (STM)
(STM) [9,
[9, 13,
13, 16,
16, 18,
18, 22,
22, 23, 27,
27, 31, 32, 33, 34],
341,
and hybrid schemes (HyTM)
(HyTM) that combine hardware and
software [4,
14, 21,
21, 27V
271.'
The dominant trend among transactional memory designs
seems to be that the transactions provided to the programmer, in either hardware or software, should be "large scale",
that is, unbounded, and dynamic.
dynamic. Unbounded means that
there is no limit on the number of locations accessed by the
transaction. Dynamic (as opposed to static) means that the
set of locations accessed
accessed by the transaction is not known in
advance and is determined during its execution.
Providing large scale transactions in hardware tends to
A broad survey of prior art can be found in [13,
'A
[13, 22,
22, 29].
291.

1

introduce
introduce large
large degrees
degrees of complexity into the design [19,
[19,
30,
30, 3,
3, 11].
111. Providing them efficiently
efficiently in software
software is a difficult
cult task,
task, and
and there seem to
to be numerous design parameters
and
and approaches in the literature
literature [9,
[9, 13,
13, 16,
16, 18,
18, 23,
23, 27,
27, 31,
31,
32],
321, as
as well
well as
as requirements to combine well with hardware
transactions
transactions once
once those
those become available [4,
[4, 21,
21, 27].
271.

1.2
1.2 Software
Software Transactional Memory
The
The first
first STM
STM design by Shavit and Touitou [33]
[33]provided
aa non-blocking implementation
implementation of static
static transactions.
transactions. They
had transactions
transactions maintain transaction records with readwrite information, access
access locations in address
address order,
order, and had
transactions help
help those ahead of them in order to guarantee
progress. The
The first
first non-blocking dynamic schemes
schemes were proposed by Herlihy et al
a1 [18]
[18] in their dynamic STM (DSTM)
(DSTM)
and
Raser and Harris in their object-based STM [14]
[14]
and by Fraser
(OSTM).
(OSTM). The
The original
original DSTM was
was an excellent proof-ofproof-ofconcept,
concept, and
and the
the first
first obstruction-free [17]
[17] STM,
STM, but involved
volved two
two levels
levels of indirection in accessing data,
data, and had
aa costly
This Java-based
costly Java™-based
~ a v a ~ ~ - b a implementation.
simplementation.
ed
implementation
implementation was
was improved on later by the ASTM of
Marathe
Marathe et al
a1 [23].
[23]. The OSTM of Fraser
Raser and Harris took a
slightly
slightly different programming approach than DSTM,
DSTM, allowing
ing programmers to
to open
open and close
close objects within a transaction
action in
in order to
to improve performance based on the programmer's
grammer's understanding of the data structure being implemented. We
We found that the latest C-based versions of
OSTM,
OSTM, which
which involve
involve one
one level
level of indirection in accessing
data, are
are the
the most efficient non-blocking STMs available to
data,
date [13].
[13]. A
A key element of being non-blocking is the maindate
tenance of publicly shared transaction records with undo or
copy-back information.
information. This tends to make the structures
copy-back
more
more susceptible to
to cache behavior, hurting overall performance.
mance. As
As our empirical data will show
show however,
however, OSTM
performs reasonably well
well across
across the concurrency range.
A recent paper by Ennals [9]
[9]suggested that on modern opA
erating systems,
systems, deadlock avoidance
avoidance is the only compelling
erating
for making transactions non-blocking,
non-blocking, and that there
reason for
is no
no reason to
to provide it for
for transactions at
a t the user level.
level.
is
We second
second this
this claim,
claim, noting that mechanisms already exist
We
threads might yield
yield their quanta to other threads
whereby threads
and that Solaris'
Solaris' schedctl
schedctl allows
allows threads to transiently dedeand
fer preemption while
while holding locks.
locks. Ennals [9]
[9] proposed an
fer
all-software lock-based implementation of software
software transac[15]. His
tional memory using the object-based approach of [15].
idea was
was to
to have transactions acquire write locks
locks as they
idea
encounter locations to
to be written,
written, writing the new values in
encounter
place and
and having pointers to
to an undo set that is not shared
place
threads (we
(we call this approach encounter order,
order,
with other threads
it is
is typically
typically used in conjunction with an undo set [31]).
[31]). A
it
collects aa read-set which it validates before comcomtransaction collects
mitting and
and releasing the locks.
locks. If a transaction must abort,
abort,
its executing thread can restore the values back before reits
leasing the
the locks
locks on the locations being written. The use of
leasing
locks eliminates the
the need for
for indirection and shared translocks
action records as
as in the non-blocking STMs,
STMs, it still requires
action
however aa closed
closed memory system.
system. Deadlocks and livelocks
livelocks
however
are dealt
dealt with using timeouts and the ability of transactions
are
to request other transactions to abort.
abort.
to
As we
we show,
show, Ennals's algorithm exhibits impressive perAs
formance on
on several benchmarks. It is not clear why his work
formance
has not gained
gained more
more recognition.
recognition. A
A recent paper by Saha et
has
a1 [31],
[31], concurrent and independent of our own work, uses
al

-

Ennals's lock-based algorithm within
within a runa version of the Ennals's
time system. It uses encounter order, but also keeps shared
undo sets to allow transactions to actively abort others.
Moir [27]
transaction
[27] has suggested that the pointers to transaction
records in non-blocking transactions can be used to coordinate hardware and software transactions to form hybrid
transactional schemes. His HybridTM scheme has an imencounter order.
plementation that acquires locks in encounter
Our paper reexamines the design decisions behind
behind these
state-of-the-art STM algorithms. Building on the body of
of
understanding of
of what makes
prior art together with our new understanding
software transactions fast,
fast, we introduce the transactional
transactional
locking
(TL) algorithm which we believe to be the simplest,
locking (TL)
flexible, and best performing STM/HyTM
STM/HyTM to date.
most flexible,

1.3
1.3 Our Findings
The following
following are some of
of the results and conclusions presented in this paper:
• Ennals [9]
[9] suggested to build deadlock-free lock-based
STMs rather than non-blocking
non-blocking ones [13,
[13, 271.
27]. Our emnon-blocking
pirical findings support Ennals's claims: non-blocking
[13, 271
27] were less efficient than our TL
transactions [13,
lock-based ones on a variety of
of data structures and
across concurrency ranges, even when they used a more
complex yet advantageous non-mechanical program[13]. Given that, as we show, locks
ming interface [13].
provide a simple interface to hardware transactions,
of HyTMs shift from
we recommend that the design of
non-blocking to lock-based
lock-based algorithms.
• Both Ennals and Saha et a1
al [9,
[9, 311
31] have transactions
acquire write locks as they encounter them (an "undoset" algorithm). Saha et al [31]
[31] claim that this is a conof the above papers failed
scious design choice. Both of
perform
to observe that encounter order transactions perform
well on uncontended data structures but degrade on
contended ones. We use variations of
of our TL algorithm
to show that this degradation is inherent
inherent to encounter
order lock acquisition.

• In its default operational mode, our new TL algorithm
acquires locks only aatt commit time, using a Bloom
Bloom filfilter [5]
[5] for fast look-aside into the write-buffer
write-buffer to allow
reads to always view a consistent
consistent state of
of its own modified locations. Slow look-aside was cited by Saha et
a1
[33] as a reason for choosing encounter order lockal [31]
ing and undo writing in their algorithm (one should
note though that we do not support nesting in our
STM). As we explain, unlike encounter order locking
STM).
which seems to require type-stable memory or specialized malloc/free
malloc/free implementations,
implementations, commit time locking fits well with the memory lifecycle in languages like
C and C++,
C++, allowing transactionally accessed memory to be moved in and out of
of the general memory pool
using regular malloc and free operations.
• Of all the algorithms we tested, lock-free, or lockbased, the TL algorithm which acquires locks at commit time, is the only one that exhibits scalability
scalability across
all contention ranges. Moreover, we found the advantage of encounter order algorithms, when they do exhibit better performance, to be small enough so as to
bring us to conclude that even from a pure perforperfor-

mance
mance standpoint,
standpoint, one
one should always
always default to using
commit
commit time
time locking.
locking.
• Both
Both Ennals
Ennals and Saha et al
a1 [9,
[9, 31]
311 provide mechanisms
for
for one
one transaction to
to abort another to allow
allow progress.
In
In the
the case
case of Saha et al
a1 this mechanism might add a
significant
significant cost to the implementation because writesets
sets must be shared
shared so
so one
one transaction can completely
undo another.
another. We
We claim these mechanisms are unnecessary,
essary, and show
show that they can be effectively
effectively replaced
by time-outs.
• Perhaps
Perhaps most importantly,
importantly, we show that concurrent
code
code generated mechanically using our new TL algoalgorithm has
has scalability curves that are
are superior to those
of
of all
all fine-grained
fine-grained hand-crafted data structures
structures even
when varying size
size and contention level.
level. This implies
that
that contrary to
to our belief,
belief, it is
is the overhead of the
STM
STM implementations (measured,
(measured, for
for example,
example, by single
gle thread performance cost)
cost) that limits their performance,
mance, not the superior contention management handcrafted structures
structures can deliver based on the programmer's understanding of the data structures (This
(This is not
to
to say
say that there aren't structures
structures where hand-crafting
will
will increase scalability to a point where it dominates
dominates
performance).
performance). Lower overheads benefit transactions
in
in two
two ways:
ways: (1)
(1) shorter transactions are less
less exposed
to
to interference
interference and (2)
(2) shorter transactions imply a
higher rate of arrival at the commit point. We are
in
in the process of collecting more data to support this
claim.
claim.

Finally, our
our findings
findings bode well for
for HTM support,
support, which
• Finally,
we
we expect will
will suffer
suffer from
from the same abort rates as our
TL
TL algorithm,
algorithm, yet will reduce the overhead of operations
tions significantly.
significantly. For HTM designers, our findings
findings
suggest
suggest that hardware transactional design should fofocus
cus on
on overhead reduction.
In summary,
summary, TL's superior performance together with the
In
fact
fact that
that it combines
combines seamlessly with hardware transactions
and
and with any
any system's memory life-cycle,
life-cycle, make it an ideal
candidate
candidate for
for multi-language deployment today, long before
hardware transactional support becomes commonly available.
able.

2. TRANSACTIONAL
TRANSACTIONAL LOCKING
2.
The transactional locking
locking approach is
is thus that rather
The
than trying to
to improve on hand-crafted lock-based impleimplelockmentations by being non-blocking, we try and build lockSTMs that will get us as
as close
close to their performance
based STMs
as one
one can
can with aa completely mechanical approach,
approach, that is,
is,
as
one that
that simplifies
simplifies the job of the concurrent programmer.
one
Our algorithm
algorithm operates in two modes which we will call
Our
encounter mode
mode and commit
c o m m i t mode. These modes indicate
encounter
how locks
locks are
are acquired
acquired and how transactions are committed
how
or aborted.
aborted. We
We will
will begin by describing our commit mode
algorithm, later explaining
explaining how TL operates in encounter
algorithm,
mode similar to
to algorithms by Ennals [9]
[9] and Saha et al
a1
mode
[31]. The
The availability of both modes will allow us to show
[31].
the performance differences
differences between them.
them.
the
We associate
associate aa special versioned-write-Iock
versioned-write-lock with every transWe
acted memory location.
location. A
A versioned-write-lock
versioned-write-lock is
is a simple
acted
single-word spinlock
spinlock that uses aa compare-and-swap (CAS)
(CAS)
single-word

operation to acquire the lock and a store to release it. Since
one only needs a single bit to indicate that the lock is taken,
of the lock word to hold a version number.
we use the rest of
This number is incremented by every successful lock-release.
In encounter mode the version number is displaced and a
pointer into a threads private uundo
n d o log is installed.
of versioned-write-locks.
versioned-write-locks. We use
We allocate a collection of
various schemes for associating locks with shared memory:
per object (PO),
(PO), where a lock is assigned per
per shared object,
per
per stripe (PS),
(PS), where we allocate a separate large array of
of
per
locks and memory is stripped (divided up) using some hash
per
function to map each location to a separate stripe, and per
word (PW)
(PW) where each transactionally referenced variable
(word)
(word) is collocated adjacent to a lock. Other mappings
between transactional shared variables and locks are posPO
require either manual or
sible. The PW and P
O schemes reauire
compiler-assisted automatic put of
of lock fields whereas PS
can be used with unmodified data structures. Since in general P
PO
O showed better performance than PW we will focus
PO
might
on PO and do not discuss PW further. P
Om
i-~ h tbe implemented, for instance, by leveraging the header
header words of
of
Java™ objects [2,
[2, 81.
8]. A single PS stripe-lock
stripe-lock array may be
JavaTM
shared and used for different TL data structures within
within a
single address-space. For instance an application with two
TL
hash-tables could
distinct T
L red-black trees and three TL hash-tables
use a single PS array for all TL locks.
locks. As our default mapof 2"
220 entries of
of 32-bit lock words
ping we chose an array of
with the mapping function masking the variable address
of
with "Ox3FFFFC"
"Ox3FFFFC1' and then adding in the base address of
the lock array to derive the lock address.
The following is a description of
of the PS algorithm alPO
though most of the details carry through verbatim for P
O
and P
PW
W as well. We maintain thread local read- and writesets as linked lists. A read-set
read-set entry contains the address of
of
of the lock assothe lock and the observed version number of
ciated with the transactionally loaded variable. A write-set
write-set
entry contain the address of
of the variable, the value to be
of the associated
written to the variable, and the address of
lock. The write-set is kept in chronological order to avoid
lock.
write-after-write hazards.

2.1 Commit Mode
We now describe how TL executes a sequential code fragment that was placed within a TL transaction. We use our
preferred
preferred commit mode algorithm. As we explain, this mode
does not require type-stable
type-stable garbage collection, and works
seamlessly with the memory life-cycle
life-cycle of
of languages like C
and C++.
C++.
1. Run the transactional code, reading the locks of
1.
of all
fetched-from shared locations and building
building a local readset and write-set (use a safe load operation
operation to avoid
de-referencing invalid pointers as a result of
of reading an
inconsistent view of
of memory).
A transactional load first checks (using a Bloom filter
(51) to see if
[5])
if the load address appears in the write-set.
write-set.
If so the transactional load returns the last value writIf
ten to the address. This provides the illusion of
of processor consistency and avoids so-called read-after-write
hazards. If
If the address is not found in the write-set the
load operation then fetches the lock value associated
associated
with the variable, saving the version in the read-set,
and then fetches from the actual shared variable. If
If the

transactional load operation finds the variable locked
the load may either spin until the lock is released or
operation.
abort the operation.
Transactional stores to shared locations are handled
1e
by saving the address and value into the thread's local write-set. The shared variables are not modified
step. That is,
is, transactional stores are deduring this step.
successfully completing the
ferred and contingent upon successfully
transaction. During the operation of the transaction
we periodically validate the read-set. If
If the read-set
is found to be invalid we abort the transaction. This
avoids the possibility of a doomed transaction (a transaction that has read inconsistent global state) from
becoming trapped in an infinite loop.
2. Attempt to commit the transaction. Acquire the locks
If a lock in the write-set
of locations to be written. If
(or more precisely a lock associated with a location
in the write-set) also appears in the read-set then the
(a) acquire the lock
acquire operation must atomically (a)
and, (b)
(b) validate that the current lock version subfield
and,
found in the earliest read-entry
agrees with the version found
associated with that same lock.
lock. An atomic CAS can
accomplish both (a)
(a) and (b).
(b). Acquire the locks in
any convenient order using bounded spinning to avoid
indefinite deadlock.

locks of all read-only locations to make
3. Re-read the locks
sure version numbers haven't
haven't changed.
changed. If
If a version
locks, abort
does not match, roll-back (release) the locks,
the transaction, and retry.
(1) have been vali4. The prior observed reads in step (1)
[I].
dated as forming an atomic snapshot of memory [1].
committed. Write-back all the
The transaction is now committed.
entries from the local write-set to the appropriate shared
variables.

5. Release all the locks
locks identified in the write-set by atom5.
ically incrementing the version and clearing the writelock bit (using a simple store).
few things to note. The write-locks have been held for
A few
a brief time when attempting to commit the transaction.
This helps improve performance under high contention.
contention. The
Bloom filter allows us to determine if a value is not in the
write-set and need not be searched for by reading the sinlocks could have been acquired in
gle filter word. Though locks
deadlock, we found that
ascending address order to avoid deadlock,
sorting the addresses in the write-set was not worth the effort.
fort.

2.2 Encounter Mode
following is the TL encounter mode transaction.
transaction. For
The following
reasons we explain later,
later, this mode assumes
assumes a type-stable
closed memory pool or garbage collection.
1.
1. Run the transactional code,
code, reading the locks
locks of all
fetched-from shared locations and building a local readset and write-set (the write-set is an undo set of the
values before the transactional writes).
Transactional stores to shared locations are handled
by acquiring locks as the are encountered, saving the
address and current value into the thread's local writeset, and pointing from
from the lock to the write-set entry.
entry.
set,

The shared variables are written with the new value
step.
during this step.

free or
A transactional load checks to see if the lock is free
is held by the current transaction and if so reads the
value from the location. There is thus no need to look
If the transactional load
for the value in the write-set. If
spin. During
operation finds that the lock is held it will spin.
the operation of the transaction we periodically validate the read-set. If
If the read-set is found to be invalid
we abort the transaction. This avoids the possibility
of a doomed transaction (a transaction that has read
state) from becoming trapped in an
inconsistent global state)
loop.
infinite loop.

2. Attempt to commit the transaction. Acquire the locks
2.
associated with the write-set in any convenient order,
using bounded spinning to avoid deadlock.
locks of all read-only locations to make
3. Re-read the locks
haven't changed. If
sure version numbers haven't
If a version
match, restore the values using the write-set,
does not match,
(release) the locks,
locks, abort the transaction, and
roll-back (release)
retry.
(1) have been vali4. The prior observed reads in step (1)
memory. The
dated as forming an atomic snapshot of memory.
committed.
transaction is now committed.

5. Release all the locks identified in the write-set bv
5.
by atomically incrementing the version and clearing the writelock bit.
locks in encounter mode are held for a
We note that the locks
mode, which accounts for
longer duration than in commit mode,
weaker performance under contention. However,
However, one does
not need to look-aside and search through the write-set for
read.
every read.

Contention Management
Management
2.3 Contention
failure. Consider
As described above TL admits live-lock failure.
where thread Tl's read-set is A and its write-set is B. T2's
T 1 tries to commit and locks
locks
read-set is B and write-set is A. Tl
B. T2 tries to commit and acquires A. Tl
T 1 validates A, in its
T2. T2 validates B
read-set, and aborts as a B is locked by T2.
T I . We have
in its read-set and aborts as B was locked by T1.
liveness we use
mutual abort with no progress. To provide liveness
bounded spin and a back-off delay at abort-time, similar in
spirit to that found in CSMA-CD MAC protocols. The delay
interval is a function of (a) a random number generated at
abort-time, (b) the length of the prior (aborted) write-set,
and (c) the number of prior aborts by the current thread for
this transactional attempt.

2.4 The Pathology
Pathology of Transactional
Transactional Memory
Management
Management
For type-safe garbage collected
collected managed runtime environpolicies (PS,
(PS,
ments such as Java any of the TL lock-mapping policies
PO, or PW) and modes (Commit or Encounter) are safe,
safe, as
PO,
the GC assures that transactionally
transactionally accessed memory will
only be released once no references remain to the object. In
C or C++
C++ TL preferentially uses the PS/Commit
PS/Commit locking
locking
malloc()
scheme to allow the C programmer to use normal mallocO
free() operations to manage the lifecycle of structures
and freeO
containing transactionally
transactionally accessed shared variables.
variables. Using
[31].
PS was also suggested in [31].

Concurrent mixed-mode transactional and non-transactional
accesses
proscribed. When a particular object is beaccesses are proscribed.
ing accessed with transactional load and store operations it
must not be accessed with normal non-transactional load
and store operations. (When any accesses to
t o an object are
transactional, all accesses must be transactional). In PS/transactional,
PSICommit mode an object can exit the transactional domain
and subsequently be accessed with normal non-transactional
loads and stores, but we must wait for the object to quiesce
quiesce
, before it leaves.
leaves. There can be at most one transaction holding the transactional lock,
lock, and quiescing means waiting for
that lock ttoo be released, implying that all pending transactional stores to
been "drained",, before
t o the location have been"drainedn
allowing the object ttoo exit the transactional domain and
subsequently to
t o be accessed with normal load and store operations. Once it has quiesced,
quiesced, the memory can be freed
freed and
recycled in a normal fashion,
fashion, because any transaction that
may acquire the lock and reach the disconnected location
will fail
fail its read-set validation.
To motivate the need for quiescing,
quiescing, consider the following
following
scenario with PS/Commit. We have a linked list of 3 nodes
identified by addresses A, Band
B and C.
C. A node contains Key,
Key,
Value and Next fields.
fields. The data structure implements a traditional key-value mapping. The key-value map (the
(the linked
list) is protected by TL using PS. Node A's Key field contains 1,
1, its value field
field contains 1001
1001 and its Next field refers
to
t o B. B's Key field contains 2, its Value field contains 1002
1002
and its Next field refers to C.
C. C's Key field contains 3, the
value field
field 1003
1003 and its Next field
field is NULL. Thread T1
T 1 calls
putO operator traverses the
put(2, 2002). The TL-based put()
linked list using transactional loads and finds
finds node B with
a key value of 2. T1
T 1 then executes a transactional store
into B.Value to change 1002
1002 ttoo 2002.
2002. T1's
T l ' s read-set consists of A.Key,
A.Key, A.Next, B.Key and the write-set consists of
B.Value.
B.Value. T1
T 1 attempts to
t o commit;
commit; it acquires the lock covering B.Value and then validates that the previously fetched
read-set is consistent by checking the version numbers in
the locks converging the read-set. Thread T1
T 1 stalls. Thread
T2
T 2 executes delete(2).
delete(2). The deleteO
delete() operator traverses the
linked list and attempts to splice-out Node B by setting
A.Next to
t o C.
C. T2
T 2 successfully commits. The commit operator stores C into A.Next. T2's transaction completes.
completes. T2
T2
then calls free(B).
free(B). T1
T 1 resumes in the midst of its commit
and stores into B.Value.
B.Value. We have a classic modify-after-free
modify-after-free
pathology. To avoid such problems T2
T 2 calls quiesce(B) after
the commit finishes but before freeOing
free()ing B.
B. This allows T1's
Tl's
latent transactional ST to
t o drain into B before B is freeOed
free()ed
and potentially reused. Note, however, that TL (using quiescing) did not admit any outcomes that were not already
possible under a simple coarse-grained lock. Any thread
that attempts
attempts to
t o write into B will, at commit-time, acquire
the lock covering B, validate A.Next and then store into B.
Once B has been unlinked there can be at most one thread
that has successfully committed and is in the process of writing into B. Other transactions attempting to
t o write into B
will fail
fail read-set validation at commit-time as A.Next has
changed.
Consider another following
following problematic lifecycle
lifecycle scenario
based on the A,B,C
A,B,C linked list, above. Lets say we're using TL in the C language to
t o moderate concurrent access to
to
the list,
list, but with either PO
P O or PW
P W mode where the lock
word(s) are embedded in the node. Thread T1
put(2,
T 1 calls put(2,
2002).
2002). The TL-based putO
put() method traverse the list and

locates node B having a key value of 2. Thread T2 then
calls delete(2).
delete(2). The deleteO
delete() operator commits successfully.
successfully.
T2 waits for B to quiesce and then calls free(B).
free(B). The memory underlying B is recycled and used by some other thread
T3.
T3. T1
T 1 attempts to commit by acquiring the lock covering B.Value. The lock-word is collocated with B.Value, so
the the CAS operation transiently change the lock-word contents. T2
T 2 then validates the read-set, recognizes that A.Next
changed (because of T1's
T l ' s delete())
delete()) and aborts, restoring the
original lock-word value.
value. T1
T 1 has cause the memory word
underlying the lock for B.value to "flicker",
"flicker", however. Such
unacceptable; we have a classic modifymodifications are unacceptable;
after-free error.
Finally,
Finally, consider the following
following pathological scenario admitted by PS/Encounter. T1
put(2,2002). PutO
T 1 calls put(2,2002).
Put() traverses the list and locates node B. T2 then calls delete(2),
delete(2),
commits successfully,
successfully, calls quiesce(B)
quiesce(B) and free(B).
free(B). T1
T 1 acquires the lock covering B.Value, saves the original B.Yalue
B.Value
(1002)
(1002) into its private write undo log,
log, and then stores 2002
into B.Value. Later, during read-set validation at committime, T1
time,
T 1 will discover that its read-set is invalid and abort,
abort,
rolling back B.Value from 2002 to
t o 1002.
1002. As above, this conconstitutes a modify-after-free
modify-after-free pathology where B recycled,
recycled, but
B.Value transiently "flickered"
"flickered" from 1002
1002 to 2002 to
t o 1002.
1002.
We can avoid this problem by enhancing the encounter protocol to
t o validate the read-set after each lock acquistion but
before storing into the shared variable. This confers safety,
safety,
but at the cost of additional performance.
As such,
such, we advocate using PS/Commit for normal C code
as the lock-words (metadata)
(metadata) are stored separately in typestable memory distinct from the data protected by the locks.
locks.
This provision can be relaxed if the C-code uses some type
of garbage collection (such as Boehm-style [6]
[6] conservative
garbage collection for C,
C, Michael-style hazard pointers [25]
[25]
or Fraser-stye Epoch-Based Reclamation [10])
[lo]) or type-stable
storage for the nodes.

2.5 Mechanical Transformation
Transformation of Sequential
Code
As we discussed earlier,
earlier, the algorithm we describe can be
added to code in a mechanical fashion,
fashion, that is, without understanding anything about how the code works or what the
program itself does. In our benchmarks, we performed the
transformation by hand. We do however believe that it may
be feasible
feasible to automate this process and allow a compiler to
perform the transformation given a few rather simple limitations on the code structure within a transaction.
We note that hand-crafted
hand-crafted data structures can always
have an advantage over TL,
TL, as TL has no way of knowing that prior loads executed within a transaction might no
longer have any bearing on results produced by transaction.
Consider the following
following scenario where we have a TL-protected
hashtable. Thread T1
T 1 traverses a long hash bucket chain
searching for a the value associated with a certain key, iterating over "next" fields.
fields. We'll say that T1
T 1 locates the
appropriate node at or near the end of the linked list. T2
T2
concurrently deletes an unrelated node earlier in the same
linked list. T2
T 2 commits. At commit-time T1
T 1 will abort because the linked-list "next" field
field written to
t o by T2
T 2 is in T1's
Tl's
read-set. T1
T 1 must retry the lookup operation (ostensibly
locating the same node).
node). Given our domain-specific knowledge of the linked list we understand that the lookup and
delete operations didn't really conflict and could have been

allowed
allowed to operate concurrently with no aborts.
aborts. A clever
"hand over hand" hand-coded locking scheme would have
the advantage of allowing this desired concurrency. Nevershows,
theless, as our empirical analysis later in the paper shows,
tested, the beneficial effect
effect of this
in the data structure we tested,
added concurrency on overall application scalability does not
seem to be as profound as one would think.

Software-Hardware Inter-Operability
Inter-Operability
2.6 Software-Hardware
scheme,
Though we have described TL as a software based scheme,
systems.
it can be made inter-operable with HTM systems.
On a machine supporting dynamic hardware, transactions
executed in hardware need only verify for each location that
versioned-write-lock is
they read or write that the associated versioned-write-lock
free. There is no need for the hardware transaction to store
free.
an intermediate locked state into the lock word(s). For every write they also need to update the version number of
suffices
the associated stripe lock upon completion. This suffices
to provide inter-operability between hardware and software
transactions. Any software read will detect concurrent modifications of locations by a hardware writes because the verchanged. Any
sion number of the associated lock will have changed.
hardware transaction will fail if a concurrent software transaction is holding the lock to write. Software transactions
attempting to write will also fail
fail in acquiring a lock on a
location since lock acquisition is done using an atomic hardware synchronization operation (such as CAS or a single
location transaction) which will fail
fail if the version number of
the location was modified by the hardware transaction.

3.

AN EMPIRICAL
EMPIRICAL EVALUATION OF STM
PERFORMANCE
PERFORMANCE

We present here the a comparison of algorithms represent[13], lock-based [9]
[9] STMs
ing state-of-the-art non-blocking [13],
on a set of microbenchmarks that include the now standard
[18], as well as concurconcurrent red-black tree structure [IS],
rent skiplists [13]and
[13]and a concurrent shared queue [26].
[26].
The red-black tree tested with transactional locking was
derived from the jjava.
ava. uti!.
u t i l .TreeMap
TreeMap implementation found
in the Java 6.0 JDK. That implementation was written by
Doug Lea and Josh Bloch. In turn,
turn, parts of the Java TreeMap
were derived from the Cormen et al
a1 [7].
[7]. The skiplist was derived from Pugh [2S].
[28]. We would have preferred to use the
F'raser-Harris red-black tree but that code was writexact Fraser-Harris
ten to to their specific transactional interface and could not
form. We use large and
readily be converted to a simple form.
structures, with 20,000
20,000 keys or
small versions of the data structures,
200 keys. We found little difference when we further increased the size of the trees a hundred-fold.
implementations expose a
The skiplist and red-black tree implementations
delete, and get operations.
key-value pair interface of put, delete,
If the key is not
The put operation installs a key-value pair. If
present in the data structure put will insert a new element
key-value pair. If
If the key is already present
describing the key-value
in the data structure put will simply update the value associated with the existing key. The get operation queries
the value for a given key,
key, returning an indication if the key
was present in the data structure.
structure. Finally,
Finally, delete removes
a key from the data structure, returning an indication if
the key was found
found to be present in the data structure.
structure. The
benchmark harness calls put, get and delete to operate on
allows for the
the underlying data structure. The harness allows

proportion of put, get and delete operations to be varied by
arguments, as well as the number of
way of command line arguments,
threads, trial duration,
duration, initial number of key-value pairs to
threads,
be installed in the data structure, and the key-range. The
key range describes the maximum possible size (capacity) of
the data structure.
The harness spawns the specified number of threads.
threads. Each
loops, and in each iteration the thread first
of the threads loops,
computes a uniformly chosen random number used to select,
select,
in proportion to command line argument mentioned above,
above,
put, get or delete.
if the operation to be performed will be a put,
The thread then generates
generates a uniformly selected random key
within the key range, and,
and, if the operation is a put, a random
value. The thread then calls put, get or delete accordingly.
All threads operate on a single shared data structure. At
the end of the timing interval specified on the command
line the harness reports the aggregate number of operations
(iterations)
(iterations) completed by the set of threads.
For our experiments we used a 16-processor Sun Fire™
ire^^
VS90
V890 which is a cache coherent multiprocessor with 1.35Ghz
UltraSPARC-IV@ processors running Solaris™
solarisTM 10.
10.
UltraSPARC-IV®
included:
Our benchmarked algorithms included:

-

Mutex,
M u t e x , SpinLock, MCSLock We implemented three varilocks. Mutex is a Solaris
ations of mutual exclusion locks.
Pthreads mutex, Spinlock is a lock implemented with
a CAS based Test-and-test-and set [20],
[20],and MCSLock
1241.
is the queue lock of Mellor-Crummey and Scott [24].
stm_fraser
stm-fraser This is the state-of-the-art non-blocking STM
F'raser [13].
[13]. We use the name originally
of Harris and Fraser
given to the program by its authors.
authors. It has a special record per object with a pointer to a transaction
record. The transformation of sequential to transactional code is not mechanical:
mechanical: the programmer specifies
fies when objects are transactionally opened and closed
to improve performance.

stm-ennals This is the lock-based encounter order objectstm_ennals
based STM algorithm of Ennals taken from [9]
[9] and
provided in LibLTX [13].
[13]. Note that LibLTX includes
the original Fraser
F'raser and Harris lockfree-lib package. It
uses a lock per object and a non-mechanical objectbased interface of [13].
[13]. Though we did not have access
a1 algorithm [31],
[31],we believe the
to code for the Saha et al
Ennals algorithm to be a good representative this class
algorithms, with the possible benefit that the Enof algorithms,
nals structures were written using the non-mechanical
[13] and because unlike Saha
object-based interface of [13]
al, Ennals's write-set is not shared among threads.
et aI,
TL
T L Our new transactional locking algorithm.
algorithm. We use the
TL/Enc/PO for example to denote a version
notation TL/Enc/PO
of the algorithm that uses encounter mode lock acquisition and per-object locking.
locking. We alternately also use
(CMT) or per-stripe locking (PS).
(PS).
commit mode (CMT)

h a n k e This is the hand-crafted lock-based concurrent rehanke
laxed red-black tree implementation of Hanke [12]
[12] as
coded by Fraser [13].
[13]. The idea of relaxed balancing
is to uncouple the re-balancing from the updating in
order to speed up the update operations and to allow
a high degree of concurrency. The algorithm also uses
an understanding of the structures data relationships
to allow traversals of the data structure ignore the fact
that nodes are being modified while they are traversed.

-
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Figure
puts,
F i g u r e 1:
1: Throughput
T h r o u g h p u t of Skip
S k i p Lists with
w i t h 20% p
u t s , 20% deletes, and
a n d 60% gets
gets
fraser CAS-Based
CAS-Based This is a lock-free skiplist due to Fraser
[13]
1131 (A Java variant of this algorithm by Lea is included in JDK 1.6).
1.6).

• Overall the TL algorithm in commit (CMT)
(CMT) mode using PO locking does as well as the Ennals and TL
encounter order (ENC)
(ENC) algorithms.
algorithms.

MS2Lock,
MSaLock, SimpleLock Using the Mutex, Spinlock,
Spinlock, and
MCSLock locking algorithms to implement locks,
locks, we
show three variants of Michael and Scott's concurrent
queue implemented [26]
1261 using two separate locks for
the head and tail pointers, and three additional variants of a simple implementation using a single lock for
both the head and tail.

• The performance of both the Ennals encounter order
algorithm deteriorates as the data structure becomes
smaller (or as the number of modifying operations increases). Part (c)
(c) of Figure 2 shows that this is not a
fluke.
fluke. The encounter order TL algorithm exhibits the
same performance drop.

3.1 Locking vs Non-Blocking
Non-Blocking
In our first benchmark we tested a skiplist tree data structure in various configurations varying the fraction of modifying the fraction of puts, deletes, and get operations (method
(method
calls).
calls). We only show the case of 20% puts, 20% deletes,
deletes, and
60% gets because all other cases were very similar. As can be
seen in Figure 1,
1, Fraser's hand-crafted lock-free
lock-free CAS-based
implementation is has twice the throughput or more than
the best STMs.
STMs. Of the STM methods, the lock-based TL
and Ennals STMs outperform all others.
others. They are twice as
as
fast as Fraser and Harris's lock-free STM,
STM, and more than
five
five times faster than course grained locks.
locks. Though the
single thread performance of STMs
STMs is inferior to that of
locks, the crossover point is two threads,
threads, implying that with
any concurrency, choose the STM.
STM. This benchmark indicates
that improving both latency and single thread performance
should be a goal of future
future STM design. The TL implementation with encounter order and PO locks is the best performer
on large data structures but is the first tto
o deteriorate as the
size of the structure decreases,
decreases, increasing contention.
contention.

3.2 Encounter vs Commit and PO vs PS
In our second benchmark we tested a red-black tree data
structure in various configurations considered to be common application usage patterns. As can be seen in
in Figure 2,
2, the TL lock-based algorithm outperforms Ennals's
lock-based and Fraser's non-blocking STMs.
STMs. On large data
structures under contention (part (d))
(d)) it even outperforms
Hanke's hand-crafted implementation.
implementation.
There are several interesting points to notice about these
graphs.

-

• If
high contention benchmark in FigIf one looks at the hiah
ure 3, where 80%
80% of the operations modify the data
structure and where 72%
72% of all transactional references
are loads,
loads, one can see that this continues to the extreme. Under high contention,
contention, Ennals's algorithm degrades to become worst than any of the locks,
locks, the TL
in encounter order and the lock-free Harris and Fraser
STM stop scaling, the hand-crafted
hand-crafted Hanke algorithm
starts to
t o flatten out,
out, and the two commit mode TL
STMs continue to scale.
scale. The scalability
scalabilitv of the two
commit mode TL algorithms gets further support if
one looks at the normalized throughput graphs of Figure 5.
5. It is quite clear that commit mode TL STMs
are the only
onlv ones that show overall scalability.
scalability. Our
conclusion is that one should clearly not settle on encounter order locking as the default as suggested by
Saha et al
a1 [31],
1311, and pending investigation with larger
set of benchmarks, it may well be that one could settle
on always using commit time lock acquisition.
• Perhaps surprisingly,
surprisingly, abort rates seem to have little effect on overall scalability and performance. We present
sample abort rate graphs in Figure 5 that correspond
to the normalized scalability graphs above them.
them. As
can be seen PO
P O does better than PS, a conclusion
agrees with that of Saha et al [31.].
[31.]. This is true even
though, as seen in the large data structure abort rate
graphs, PO introduces up to 50%
50% more transaction
failures
failures than PS,
PS, yet the scalability of PO is better.
Moreover, as
as can be seen in small red-black trees in
which the failure rates increase tenfold when compared
to large ones,
ones, TLjCMTjPO
TL/CMT/PO and TLjENCjPS
TL/ENC/PS have
the same abort rates yet TLjCMTjPO
TL/CMT/PO has twice the
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Figure
puts
puts,
TL/ENC/PS and twice the performance
scalability of TL/ENC/PS
if one looks
looks at the graph in Part C of Figure 2.
2. In
general,
general, Abort rates seem to be shadowed by the better locality of reference (accessing the lock and object
PO. Unfortunately, as we noted
together) provided by PO.
earlier, in languages like C and C++
C++ one must use PS
interoperability with the normal mallocmode to allow interoperability
free memory lifecycle.
lifecycle.

Red- lack Tree 40%/40%120%
40%140%RO% Size=50
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Our third benchmark in Figure 4 shows the performance
of various locking and STM methods in implementing a
algorithm. A shared queue is a natural examshared queue algorithm.
ple of a small data structure with high levels
levels of contention.
show, a TL queue mechanically generated from seseAs we show,
quential code delivers the same performance as the handcrafted Michael and Scott two Lock algorithm (MS2Lock).
(MS2Lock).

Transactions Faster?
Faster?
3.3 What Makes Transactions
The graphs in Figure 5 possibly contain our most telling
data.
data. These are graphs that depict the scalability of the various methods by recasting the data we presented earlier in
Figures 2 and 11 at 20%/20%/60%, normalizing the graphs
based on the single thread performance. Contrary to all
STMs, and in particular TL using
of our conjectures, the STMs,
commit order, have the best overall scalability,
scalability, outperforming the hand-crafted red-black tree structures (results for
skiplists were similar).
similar). As can be seen,
seen, this scalability is
supported by the fact that the overall abort rates for TL
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F i g u r e 3: Throughput
T h r o u g h p u t of Red-Black
Red-Black Tree
Tree under
u n d e r high
contention
contention

surprising, since we thought the
are low.
low. This is rather surprlsmg,
great advantage of hand-crafted data structures,
structures, as opposed
to mechanically generated STM code, was the programmers
ability to control contention based on his knowledge of the
data flow
flow relationships. For example, both the Hanke lockbased red-black tree and the Fraser lock-free skiplist, allow
traversals to ignore ongoing modifications to the data struc-
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ture.
as seen in Figure 5,
5, and as we found out in
ture. However,
However, as
similar benchmarks with 95%
95% get operations (not presented
here),
here), TL,
TL, as
as well as
as other STMs,
STMs, scaled better than these
structures.
structures.
A
A couple
couple of interesting data points we found were that our
TL
T L algorithm in commit mode scaled,
scaled, for example,
example, three
times more than Hanke's algorithm at 16
16 processors, and
yet both algorithms
algorithms had the same throughput. On the redblack tree,
PO
tree, TL commit mode scaled well both in P
O and PS
mode.
mode.
In conclusion,
conclusion, it is
is really the relative overheads, as can
be seen
seen from
from the
the single
single thread performance numbers in Figures
ures 22 and
and 1,
1, that determine which algorithm will perform
better on
on aa given benchmark. Our TL algorithm in commit mode
mode is
is in fact
fact algorithmically very similar to
t o suggested
hardware transaction schemes,
schemes, implying that hardware transactions
will fail
fail in the same cases that software
actions "in general" will
ones
ones fail.
fail. Given that hardware transactions
transactions will lower the
overheads of transactional execution,
execution, this holds great hope
that HTM-based mechanically transformed sequential code
can
can be as
as fast,
fast, or even faster,
faster, than hand-crafted
hand-crafted data structures.
tures.

3.4
3.4 Summarizing
Summarizing the
the Comparison
Comparison Among Approaches
proaches
Table
Table 11summarizes
summarizes our comparison of the different methods of
of constructing
constructing lock-based STMs.
STMs. There
There are three alods
gorithmic
gorithmic elements
elements being compared:
compared: encounter order locking of
of written
written locations
locations (ENC)
(ENC) versus commit time locking
ing
(CMT), per stripe
stripe locking (PS)
(PS) versus per object locking
(CMT),
(PO), and
and validation of the
the read-set on every write (VOW)
(VOW)
(PO),
or only
only before
before committing
committing (VBC).
(VBC). We
We compare
compare the different
or
methods in
in terms
terms of the
the compatibility
compatibility with the memory lifelifemethods
cycle of
of garbage
garbage collected
collected languages
languages like
like Java,
Java, or C
C programs
programs
cycle
that use
use aa closed
closed memory
memory pool,
pool, versus
versus C
C programs that use
that
only malloc
malloc and
and free
free style
style allocation.
allocation. The
The table shows
shows which
only
techniques work
work safely
safely only
only with
with GC
GC or aa closed
closed pool such
techniques
as Fraser's
Fraser's Epoch-based
Epoch-based reclamation
reclamation scheme.
scheme. The
The discussion
as
based on
on which
which these
these table
table entries
entries were
were derived appears
appears in
based
Section 2.4.
2.4. We
We rank
rank performance
performance using aa scale
scale which inSection
cludes very
very poor,
poor, poor,
poor, good,
good, better,
better, and
and best for
for any given
cludes
category of
of data
data structure
structure and
and load,
load, based on the
the benchcategory
marks presented
presented earlier
earlier in
in this
this section.
section. We
We do
do not show
marks

entries for
for the
the combination
combination of
of commit
commit time
time locking
locking (CMT)
(CMT)
entries
validation on
on every
every write
write (VOW)
(VOW) since
since VBC
VBC is
is signifisignifiand validation
cantly less
less costly
costly than
than VOW
VOW and
and itit suffices
suffices for
for commit
commit time
time
cantly
locking.
We note
note that
that TL
TL uses
uses aa versioned
versioned write-lock,
write-lock, but
but ifif we
we
We
use aa RW
RW lock
lock (with
(with so-called
so-called visible
visible readreadwere to instead use
VBC forms
forms ({ENC,CMT)
({ENC,CMT} xx {PO,PS))
{PO,PS}) will
will
ers) then all the VBC
work safely with malloc and free. In
In addition,
addition, RW
RW locks
locks
don't admit so-called zombie transactions,
transactions, ones
ones that
that may
may
don't
dereference invalid pointers or enter
enter infinite
infinite loops
loops because
because
dereference
they read an inconsistent
inconsistent state. We
We decided
decided against
against RW
RW
design because
because they
they gengenlocks early on in our algorithm design
erate excessive cache coherency traffic
traffic on
on traditional
traditional SMP
SMP
systems.
of the
the findings
findings the
the table
table rereThe following is a summary of
veals.
• A quick glance at the
the table
table reveals
reveals that
that the
the perforperforof VOW schemes is very
very poor. We
We based
based this
this
mance of
benchmarking we performed
performed on Moir's
Moir's HyTM
HyTM
data on benchmarking
[27] which uses a mechanism similar
similar to ENC/PS/VOW
ENC/PS/VOW
[27]
use malloc
malloc and
and
in order to allow programmers to freely use
point how
how tto
categofree. It is not clear to us at this point
o categoof Saha et a1
al [31]
[31] who use,
use, to the
the best
best of
of
rize the work of
our understanding, ENC/PS/VBC.
ENC/PS/VBC. They
They make
make some
some
runtime/memory system that
that keep
keep
assumptions on the runtime/memory
it closed.
that ENC locking is
is the
the
• As can be seen, it would seem that
using PPO
lockbest approach only on large objects using
O lockperformance
ing. However, ENC delivers very poor performance
on small data structures. The CMT locking approach,
best-of-breed performance
on the other hand, delivers best-of-breed
for all objects and all concurrency levels, and even on
large uncontended
uncontended objects when ENC/PO
ENC/PO delivers better throughput than CMT/PO. It would thus be the
best choice for languages like Java or systems that have
a closed memory system tto
o use CMT/PO
CMT/PO as provided
provided
by the TL algorithm.

L is the
• It would seem that the CMT/PS
CMTIPS used in T
TL
only scheme tto
o deliver good performance
performance for systems
in which programmers wish to use malloc and free
style allocation.
allocation. ENC/PS/VOW
ENC/PS/VOW is non-viable because
of the overhead of the repeated validation. we note
that she throughput of CMT/PS
CMTIPS is not as good as
CMT/PO (or ENC/PO
ENC/PO on large unloaded structures)
because of the extra cache traffic due to the separate
locations, but is reasonable.
lock locations,

3.5 Finer Analysis of Overhead
To better understand what the sources of
of the overhead in
the TL design were, we looked at the single thread performance of our TL algorithm. We note that HTMs attempt
to cut down the costs of both reads and writes. We wanted
t o find out what the benefit of using an HTM transaction
to
transaction
t o acquire all write locks at commit time might be. We conto
simple benchmark in which the TL algorithm ran
ducted a simple
size 50 with 40% put, 40% delete, and
on a red-black tree of size
20% get operations in single threaded mode, replacing all ex20%
pensive CAS-based lock acquisitions with simple reads and
writes. We found that in our benchmark
benchmark with a 1:4 ratio of
of
transactional reads to writes, the number of operations per
second with CAS
CAS was 5.2 million and if we converted CAS
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5: Normalized
t h r o u g h p u t graphs
g r a p h s of Red-Black Tree
T r e e and
a n d below tthem
h e m the
t h e corresponding abort
a b o r t rrates
ates
for TLjENC
Ass can
bee seen, tthe
T L / E N C versus TLjCMT.
TL/CMT. A
can b
h e dominant
d o m i n a n t scalability factor is locality of reference (PO
(PO
versus PS)
not
P S ) and
and n
o t the
t h e abort
a b o r t rate.
rate.
to
t o non-atomic reads and writes it yielded 5.8
5.8 million operations per second,
second, an improvement of .6
.6 million, or about
10%.
10%. Even here it turned out that speeding up lock acquisition is simply not worth it.
We then asked ourselves if eliminating the construction
of a read-set might have a significant effect.
effect. We again ran
red-black tree benchmark but did not construct a read-set
and made only one pass through the transactional code,
code, as
would be done by a transaction that had hardware support
for determining if the read set was consistent.
consistent. Our transactional loads still had to look-aside into the write-set. The
transactional load operation fetched the lock-word and then
the data.
data. The result was an increase of the total number of
completed operations to
t o 8.2 million per second.
second.

4. CONCLUSION
We presented an evaluation of the factors
factors affecting the
performance of STM algorithms. Perhaps surprisingly,
surprisingly, we
found that the determining performance factors
factors were the
"fixed"
LLfixed"costs/overheads
costs/overheads associated with STM mechanisms
(such as read-set validation),
validation), and not factors
factors associated with
scalability (such as transaction abort rates).
rates). This led us
to the design of the transactional locking (TL)
(TL) algorithm,
algorithm,
which tries ttoo minimize these costs.
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ABSTRACT

eration with no possibility of another thread observing
partial results, even without holding any locks.
locks. This significantly simplifies the design of concurrent programs.
Transactional memory can be implemented in hardware [7]'
171, with the hardware directly ensuring that a
transaction is atomic,
atomic, or in software [16]
[16] that provides
the "illusion"
"illusion" that the transaction is atomic, even though
in fact it is executed in smaller atomic steps by the underlying hardware. Substantial progress has been made
in making software transactional memory (STM)
(STM) practical recently [2,
[2, 3, 6,
6, 10].
101. Nonetheless, there is a growing consensus that at
a t least some hardware support for
transactional memory is desirable, and several proposals
for supporting TM in hardware have emerged recently
[1,
11, 4,
4, 13].
131. All existing proposals for implementing TM
in hardware either impose severe limitations on programmers or
o r are too complicated and inflexible to be
considered in the near future,
future, and also leave a number
of issues unresolved. To address this situation, we have
Hybrid TM (HyTM)
proposed Hybrid
(HyTM) [11],
[l:l], which provides a
fully
fully functional STM implementation that can exploit
best-effort
best-eflort HTM support to boost performance if it is
available and when it is effective.
a1 [8]
181 have
effective. Kumar et.
et. al
recently made a similar proposal.
To our knowledge, none of the TM designs (HTM,
(HTM,
STM,
STM, or HyTM) proposed to date addresses the issue of
debugging programs that use them.
them. While TM promises
to substantially simplify the development of correct concurrent programs, programmers will still need to debug
code while it is under development, and therefore it is
crucial that we develop robust TM-compatible debugging mechanisms.
mechanisms.
Debugging poses challenges for all forms
forms of TM.
TM. If
If
HTM is to
t o provide support for debugging, it will be
even more complicated than current proposals. STM
on the other hand provides
~ r o v i d e sthe "illusion"
L'illusion" that transactions are executed atomically, while in fact they are
implemented by a series of smaller steps. If
If a standard
debugger were used with an STM implementation,
implementation, it
would expose this illusion,
illusion, creating significant confusion for programmers. HyTM is potentially susceptible
to both problems. In this paper, we describe a series
of mechanisms for supporting debugging in STM and
HyTM systems. In keeping with the HyTM philosophy,
we do not impose any requirement on HTM support for
re- debugging.
debugging.
For concreteness we describe the debugging techniques

Transactional programming promises to
t o substantially
simplify the development of correct, scalable,
scalable, and efficient concurrent programs. Designs for supporting
transactional programming using transactional memory
implemented in hardware, software, and a mixture of
the two have emerged recently. To our knowledge, nobody has yet addressed issues involved with debugging
programs executed using transactional memory.
Because transactional memory implementations provide the "illusion" of multiple memory locations changing value atomically, while in fact they do not, there
are challenges involved with integrating debuggers with
such programs ttoo provide the user with a coherent view
of program execution. This paper shows how to overcome these problems by making the debugger interact
with transactional memory implementations in a meaningful way.
way. In addition to describing how "standard"
LLstandard"
debugging functionality can be integrated with transactional memory implementations, we also describe some
powerful new debugging mechanisms that are enabled
by transactional memory infrastructure. Our descripdescrip
tion focuses on how to
t o enable debugging in software and
hybrid software-hardware transactional memory systems.

1. INTRODUCTION
INTRODUCTION
In concurrent software it is often important to
t o guarantee that one thread cannot observe partial results of
an operation being executed by another thread. These
guarantees are necessary for practical and productive
software development because, without them, it is extremely difficult to reason about the interactions of concurrent threads. In today's software practice, these
guarantees are almost always provided by using locks to
prevent other threads from accessing the data affected
by an ongoing operation.
operation. Such use of locks
locks gives rise
to
t o a number of well known problems, both in terms of
software engineering and in terms of performance.
Transactional memory (TM)
(TM) [7,
[7, 16]
161 allows
allows the programmer to think as if multiple memory locations can
be accessed and/or
and/or modified in a single atomic step.
step.
Thus,
Thus, in many cases, it is possible to complete an op(c)
(c) Sun Microsystems, Inc.
Inc.
served.

2006.
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system,
in the context of a simple word-based HyTM system,
such as described in [11].
[ll]. In Section 2 we give a brief
overview
overview of this HyTM system.
system. In Section 3, we dedescrip
scribe several debug modes which will aid in the description of our debugging techniques. Section 4 presents
following topics:
topics:
debugging techniques in the following
•a Breakpoints in atomic blocks.
•a Viewing and modifying variables
• Atomic snapshots
• Watchpoints
• Delayed breakpoints
• Replay debugging

2. A WORD-BASED HYTM SCHEME
2.1 Overview
[ll] comprises a compiler,
compiler, a liThe HyTM system [11]
brary for supporting transactions in software,
software, and (op(optionally) HTM support.
support. Programmers express blocks of
code that should (appear
(appear to) be executed atomically in
concreteness, we
some language-specific notation. For concreteness,
assume the following
following simple notation:
atomic {

...

t o be executed atomically
code to
}

For each such atomic block, the compiler produces
code to execute the code block atomically using transactional support. A typical HyTM approach is to produce code that attempts to execute the block one or
more times using HTM, and if that does not succeed,
succeed,
to repeatedly attempt to do so using the STM library.
library.
The compiler also produces "glue" code that hides
this retrying from the programmer, and invokes
invokes "contention management" mechanisms [6,
[6, 15]
151 when necessary to facilitate progress. Such contention management mechanisms may be implemented, for example,
using special methods in the HyTM software library.
library.
These methods may make decisions such as whether a
transaction that encounters a potential conflict with a
concurrent transaction should a) abort itself, b) abort
the other transaction, or c) wait for a short time to
give the other transaction an opportunity to complete.
As we will see,
see, debuggers
debuggers may need to interact with
contention control mechanisms to provide a meaningful
experience for users.
Because the above-described approach may result in
the concurrent execution of transactions in hardware
and in software,
software, we must ensure correct interaction of
these transactions. The HyTM approach is to have the
compiler emit additional code in the hardware transaction that looks up structures maintained by software
transactions in order to detect any potential conflict.
In case such a conflict is detected, the hardware transaction is aborted, and is subsequently retried, either in

software. Below we explain how software
hardware or in software.
transactions provide the illusion of atomicity, and how
hardware transactions are augmented to detect potential conflicts with software ones.
ones.

2.2
2.2 Transactional
Transactional Execution
"ownAs a software transaction executes, it acquires "ownership" of each memory location that it accesses:
accesses: exclusive ownership in the case of locations modified, and
possibly shared ownership in the case of locations read
but not modified. This ownership cannot be revoked
while the owning transaction is in the active
a c t i v e state:
state: A
ownsecond transaction that wishes to acquire exclusive ownership of a location already owned by the first transaction must first abort the transaction by changing its
aborted. Furthermore, a location can be modstatus to aborted.
ified only by a transaction that owns it. However,
However, rather
than modifying the locations directly while executing,
the transaction "buffers"
its modifications in a "write
LLb~ffers''
set". Thus, if a transaction reaches its end without being aborted, then all of the locations it accessed have
maintained the same values since they were first accessed. The transaction atomically switches its status
cessed.
from active
a c t i v e to committed, thereby logically
logically applying
the changes in its write set to the respective memory
locations it accessed. Before releasing ownership of the
modified locations, the transaction copies back the values from its write set to the respective memory locations
so that subsequent transactions acquiring ownership of
these locations see the new values.

2.3 Ownership
In the word-based HyTM scheme described here, there
is an ownership record (henceforth orec)
orec) associated with
(i.e., each memory location
each transactional location (i.e.,
transaction). To avoid the exthat can be accessed by a transaction).
cessive space overhead that would result from dedicating
cessive
location, we instead use
one orec to each transactional location,
table. Each transactional location maps
a special orec table.
to one orec in the orec table, but multiple locations
orec. To acquire ownership of a
can map to the same orec.
transactional location, a transaction acquires the corresponding orec in the orec table. The details of how
ownership is represented and maintained are mostly irrelevant here.
here. We do note, however,
however, that the orec conowned, and if so
tains an indication of whether it is owned,
whether in "read" or "write" mode. These indications
are the key to how hardware transactions are augmented
to detect conflicts with software ones. For each memory
access in an atomic block to be executed by a hardware
transaction, the compiler emits additional code for the
hardware transaction to lookup the corresponding orec
and determine whether there is (potentially)
(potentially) a conflictIf so,
so, the hardware transacing software transaction. If
tion simply aborts itself.
itself. By storing an indication of
whether the orec is owned in read or write mode, we
acallow a hardware transaction to succeed even if it accesses
cesses one or more memory locations in common with
one or more concurrent software transactions, provided
none of the transactions modifies these locations.
locations.

2.4 Atomicity
2.4

As
As described above, the illusion of atomicity is provided by considering
considering the updates made by a transaction
to
t o "logically"
"logically" take
take effect
effect at the point at which it commits,
point [[5].
mits, known
known as
as the transaction's linearization point
5].
By preventing transactions
transactions from
from observing the values of
transactional locations that they do not own,
own, we hide
the
the reality that the changes to
t o these locations are in
fact
fact made one
one by one
one after the transaction has already
committed.
committed.
If
If we
we use such
such an STM
STM or HyTM package with a standard
dard debugger,
debugger, the debugger will not respect these ownership
ership rules.
rules. Therefore, for
for example,
example, it might display
aa pre-transaction value in one memory location and a
post-transaction value
value in another location that is updated
dated by the
the same
same transa.ction.
transaction. This would "break" the
illusion of atomicity, which would severely undermine
the
the user's ability to
t o reason about the program.
Furthermore, a standard debugger would not deal in
meaningful
meaningful ways
ways with the multiple code paths used to
to
execute
execute transactions in hardware and in software, or
library
library calls
calls for
for supporting
supporting software
software transactions, contention
tention management, etc,
etc. In this paper, we explain how
to
to address
address all
all of these issues.
issues. We also
also explain how the
infrastructure for
for STM
STM and HyTM can support some
powerful new
new debugging mechanisms.
mechanisms.

3.
3. DEBUG MODES
MODES
In this
this document we will distinguish between three
basic debug
debug modes:
modes:

Unsynchronized Debugging: In this mode, when a
• Unsynchronized
thread stops
stops (when hitting a breakpoint, for example), the rest of the threads keep running.
running.
ample),
Synchronized Debugging: if aa thread stops the rest
• Synchronized
the threads also
also stop with it.
it. There are two
of the
synchronized debugging modes:
Stepping: In this mode,
mode, when the
-- Concurrent Stepping:
asks the debugger to run one step of a
user asks
thread, the rest of the threads also run while
thread,
this step
step is
is executed (and stop again when the
this
step is
is completed,
completed, as
as this is a synchronized
step
mode).
debugging mode).
-

Stepping: In this mode, when the
Isolated Stepping:
asks the debugger to run one step of a
user asks
thread, only that thread's step is executed.
executed.
thread,

For simplicity,
simplicity, we
we assume that the debugger is att o only one thread at
a t a time,
time, which we denote
tached to
as the
the debugged thread.
thread. If the debugged thread is in
as
the middle
middle of executing a transaction,
transaction, we denote this
the
transaction as
as the debugged transaction.
transaction. When a thread
transaction
stops at
a t aa breakpoint, it automatically becomes the destops
thread. Note that with the synchronized dede
bugged thread.
modes, after hitting a breakpoint the user can
bugging modes,
choose to
to change
change the debugged thread,
thread, by switching to
choose
debug another thread.
debug

4. DEBUGGING TECHNIQUES
TECHNIQUES
4.

4.1 Breakpoints in Atomic Blocks
The ability tto
of a program on a
o stop the execution of
breakpoint and tto
o run a thread step by step is a fundaof any debugger. In a transactional
transactional promental feature of
gram, a breakpoint will sometimes reside in an atomic
block. In this section we describe a technique that enables the debugger to stop and step through such a block
system, wherein an atomic block may have
in the HyTM system,
at least two implementations, for example, one that uses
HTM and another that uses STM.
In keeping with the HyTM philosophy, we do not assume that any special debugging capability is provided
by the HTM support. Therefore, if
if the user sets a
breakpoint inside an atomic block, in order tto
o debug
that atomic block, we must disable the code path that
particular atomic block using
attempts tto
o execute this particular
HTM,l thereby forcing it tto
If
HTM!
o be executed using STM. If
whether a given atomic block conwe cannot determine whether
example, in the presence
presence of
of inditains a breakpoint (for example,
executing
rect function calls), we can simply abort the executing
hardware transaction
transaction when it reaches the breakpoint,
executed by
eventually causing the atomic block tto
o be executed
a software transaction.
path is to modify
One way tto
o disable the HTM code path
the code for the transaction so that it branches unconditionally tto
rather than attempting
attempting
o the software path, rather
the hardware transaction. In HyTM schemes in which
whether tto
the decision about whether
o try to execute a transacmethod in
tion in hardware or in software is made by a method
the software library, the code can be modified tto
o omit
this call and branch directly to the software path. An
alternative approach is tto
o provide the debugger with an
instruct
interface tto
o the software library so that it can instruct
path
the software method tto
o always choose the software path
for a given atomic block.
In addition tto
o disabling the hardware path, we must
must
also enable the breakpoint in the software path. This
is achieved mostly in the same way that breakpoints
are achieved in standard debuggers. However, there are
some issues to note.
First, the correspondence between the source code
and the STM-based implementation of
of an atomic block
differs from the usual correspondence between source
and assembly code: the STM-based
STM-based implementation uses
the STM library functions for read and write operations
in the block, and may also use other function calls tto
o
correctly manage the atomic block execution. For example, it is sometimes necessary tto
o invoke the STM library
library
method STM-Validate in order to verify that the values
read by the transaction
transaction so far represent a consistent
consistent
state of the memory. Figure 1 shows an example of an
STM-based implementation of
of a simple atomic block.
The debug information
information generated by the compiler should
reflect this special correspondence to support a meaningful debugging view to users. When the user is stepping in source-level mode, all of
of these details will be
hidden, just
just as assembly-level instructions are hidden
hidden
from the user when debugging in sourcelevel
source-level mode with

'I w
e do not want to disable all use of
We
of HTM in the program, because we wish to minimize the impact on program timing in order to avoid masking bugs.

atomic
atomic {
vv = node->next->value;

}I

ferring control
control for
for retry or commit,
commit, and because most
ferring
for aa transaction to
to
TM implementations provide means for
itself.
explicitly abort itself.

4 .I . I
4.1.1
while (true)
( t r u e ) {{
tid
tid =
= STM-begin-tran()j
STM-begin-trano;
tmp
tmp =
= STM-read(tid,
STM-read(tid, &node)j
&node);
if
i f (STM-Validate(tid))
(STM-Validate ( t i d ) ) {{
tmp
tmp =
= STM-read(tid.
STM-read(tid, &(tmp->next));
&(tmp->next)) ;
if
i f (STM-Validate(tid))
(sTM-Validate ( t i d l ) {{
tmp2
tmp2 =
= STM-read(tid,
STM-read(tid, &(tmp->value));
&(tmp->value));
write ( t i d , &v.
&v, tmp2);
tmp2) ;
STM-write(tid.

}1
}1
if
i f (STM-commit-tran(tid))
(STM-commit-tran(tid1) break;
break;
}1
Figure 1:
1: An
A n example
example of an
a n atomic
a t o m i c block and
a n d its
its
STM-based
STM-based implementation.
aa standard debugger.
debugger. However,
However, when
when the
the user is
is stepstepping in
in assembly-level
assembly-level mode,
mode, all
all STM
STM function
function calls
calls are
are
visible
visible to
to the
the user,
user, but should be regarded as
as atomic
atomic asassembly
sembly operations:
operations: stepping
stepping into
into these
these functions
functions should
should
not
not be
be allowed.
allowed.
Another
Another issue
issue is
is that
that control
control may
may return
return to
to the
the beginbeginning
ning of
of an
an atomic
atomic block
block if
if the
the transaction
transaction implementing
implementing
itit is
is aborted.
aborted. Without
Without special
special care,
care, this
this may
may be
be conconfusing
fusing for
for the
the user:
user: itit will
will look
look like
like "a
"a step
step backward".
backward".
In
In particular,
particular, in
in response
response to
to the
the user
user asking
asking to
to execute
execute
aa single
single step
step in
in the
the middle
middle of
of an
an atomic
atomic block,
block, control
control
may
may be
be transferred
transferred to
to the
the beginning
beginning of
of the
the atomic
atomic block
block
(which
(which might
might reside
reside in
in aa different
different function
function or
or file).
file). In
In
such
such cases
cases the
the debugger
debugger may
may prompt
prompt the
the user
user with
with aa
message
message indicating
indicating that
that the
the atomic
atomic block
block execution
execution has
has
been
been restarted
restarted due
due to
to an
an aborted
aborted transaction.
transaction.
Finally,
Finally, it
it might
might be
be desirable
desirable for
for the
the debugger
debugger to
to call
call
STM-Validate
STM-Validate right
right after
after it
it hits
hits aa breakpoint,
breakpoint, to
to ververify
ify that
that the
the transaction
transaction can
can still
still commit
commit successfully.
successfully.
This
This is
is because,
because, with
with some
some HyTM
HyTM implementations,
implementations, aa
transaction
transaction might
might continue
continue executing
executing even
even after
after it
it has
has
encountered
encountered aa conflict
conflict that
that will
will prevent
prevent it
it from
from comcommitting
mitting successfully.
successfully. While
While the
the HyTM
HyTM must
must prevent
prevent
incorrect
incorrect behavior
behavior (such
(such as
as dereferencing
dereferencing aa null
null pointer
pointer
or
or dividing
dividing by
by zero)
zero) in
in such
such cases,
cases, it
it does
does not
not necessarily
necessarily
prevent
prevent aa code
code path
path from
from being
being taken
taken that
that would
would not
not
have
have been
been taken
taken if
if the
the transaction
transaction were
were still
still "viable".
"viable".
In
In such
such cases,
cases, itit isis probably
probably not
not useful
useful for
for the
the user
user to
to
believe
believe that
that such
such aa code
code path
path was
was taken,
taken, as
as the
the transactransaction
tion will
will fail
fail and
and be
be retried
retried anyway.
anyway. The
The debugger
debugger can
can
avoid
avoid such
such "false
"false positives"
positives" by
by calling
calling STM-Validate
STM-Validate afafter
ter hitting
hitting the
the breakpoint,
breakpoint, and
and ignore
ignore the
the breakpoint
breakpoint if
if
the
the transaction
transaction isis no
no longer
longer viable.
viable.
The
The debugger
debugger may
may also
also provide
provide aa feature
feature that
that allows
allows
the
the user
user to
to abort
abort the
the debugged
debugged transaction,
transaction, with
with the
the opoption
tion to
to either
either retry
retry itit from
from the
the beginning,
beginning, or
or perhaps
perhaps to
to
skip
skip itit altogether
altogether and
and resume
resume execution
execution after
after the
the atomic
atomic
block.
block. Such
Such functionality
functionality is
is straightforward
straightforward to
to provide
provide
because
because the
the compiler
compiler already
already includes
includes code
code for
for transtrans-

Contention
Contention Manager Support

stepping through
through an
an atomic
atomic block,
block, it might
When stepping
useful to
to change
change the
the way in
in which
which conflicts
conflicts are
are rerebe useful
solved between transactions,
transactions, for
for example
example by making
making the
the
solved
debugged
debugged transaction win
win any
any conflict
conflict it might have
other transactions.
transactions. We
We call
call such
such aa transaction aa
with other
super-transaction. This
This feature
feature is
is crucial for
for the
the isoisosuper-transaction.
stepping synchronized
synchronized debugging mode because
lated stepping
the debugged
debugged thread
thread takes steps
steps while
while the
the rest of the
the
the
threads are
are not executing,
executing, and
and therefore
therefore there is
is no
no
in waiting in
in case
case of aa conflict
conflict with another
another thread,
thread,
point in
in aborting
aborting the
the debugged
debugged transaction.
transaction. It may also
also
nor in
be
be useful
useful in
in other debugging
debugging modes,
modes, because it will
will
avoid the
the debugged
debugged transaction being aborted,
aborted, causing
avoid
the "backward-step" phenomenon previously described.
described.
the
This is
is especially
especially important
important because the
the debugged
debugged transThis
will probably run much
much slower
slower than other transaction will
actions, and
and therefore
therefore is
is more
more likely
likely to
to be aborted.
aborted.
actions,
some STM
STM and
and HyTM
HyTM implementations, particuIn some
supporting read sharing,
sharing, orecs
orecs indicate only
only
larly those supporting
are owned
owned in
in read mode,
mode, and
and do
do not indiindithat they are
cate which transactions
transactions own
own them
them in
in that mode
mode (with
cate
these implementations,
implementations, transactions
transactions record which
which localocathese
tions they
they have
have read,
read, and
and recheck
recheck the
the orecs
orecs of
of all
all such
such
tions
locations before
before committing
committing to
to ensure
ensure that
that none
none has
has
locations
changed). Supporting
Supporting the
the super-transaction
super-transaction with
with these
these
changed).
implementations might
might seem
seem problematic,
problematic, since
since when
when aa
implementations
transaction would
would like
like to
to get
get write
write ownership
ownership on
on an
an orec
orec
transaction
currently owned
owned in
in read
read mode,
mode, it
it needs
needs to
to know
know whether
whether
currently
one of
of readers
readers owning
owning this
this orec
orec is
is aa super-transaction.
super-transaction.
one
One simple
simple solution
solution is
is to
to specially
specially mark
mark the
the orecs
orecs of
of
One
all locations
locations read
read so
so far
far by
by the
the debugged
debugged transaction
transaction
all
upon hitting
hitting aa breakpoint,
breakpoint, and
and to
to continue
continue marking
marking
upon
orecs newly
newly acquired
acquired in
in read
read mode
mode as
as the
the transaction
transaction
orecs
proceeds. The
The STM
STM library
library and/or
and/or its
its contention
contention manmanproceeds.
ager component
component would
would then
then ensure
ensure that
that aa transaction
transaction
ager
never acquires
acquires write
write ownership
ownership of
of an
an orec
orec that
that is
is curcurnever
rently
rently owned
owned by
by the
the super-transaction.
super-transaction.

4.1.2 Switching
Switching between
between Debugged Threads
Threads
4.1.2
When stopping
stopping at
at aa breakpoint,
breakpoint, the
the thread
thread that
that hit
hit
When
that
that breakpoint
breakpoint automatically
automatically becomes
becomes the
the debugged
debugged
thread. In
In some
some cases
cases though,
though, the
the user
user would
would like
like to
to
thread.
switch
switch to
to debug
debug another
another thread
thread after
after the
the debugger
debugger has
has
stopped on
on the
the breakpoint.
breakpoint. This
This is
is particularly
particularly useful
useful
stopped
when
when using
using the
the isolated
isolated steps
steps synchronized
synchronized debugging
debugging
mode, because
because in
in this
this case
case the
the user
user has
has total
total control
control over
over
mode,
all
all the
the threads,
threads, and
and can
can therefore
therefore simulate
simulate complicated
complicated
scenarios of
of interaction
interaction between
between the
the threads
threads by
by taking
taking
scenarios
aa few
few steps
steps with
with each
each thread
thread separately.
separately.
There
There are
are aa few
few issues
issues to
to consider
consider when
when switching
switching
between
between debugged
debugged threads.
threads. The
The first
first has
has to
to do
do with
with
hardware transactions
transactions when
when using
using HyTM:
HyTM: itit might
might be
be
hardware
that
that the
the new
new debugged
debugged thread
thread is
is in
in the
the middle
middle of
of exexecuting
ecuting the
the HTM-based
HTM-based implementation
implementation of
of an
an atomic
atomic
block.
block. Depending
Depending on
on the
the HTM
HTM implementation,
implementation, attachattaching
ing the
the debugger
debugger to
to such
such aa thread
thread may
may cause
cause the
the hardhardware transaction
transaction to
to abort.
abort. Moreover,
Moreover, because
because HTM
HTM is
is
ware

not assumed to provide any specific support for debugging, we will often want to abort the hardware transaction anyway,
anyway, and restart the atomic block's execution
using the STM-based implementation.
implementation.
Again, depending on the HTM support available,
available, various alternatives may be available,
available, and it may be useful
to allow users to choose between such alternatives, either through configuration settings,
settings, or each time the
decision is to be made. Possible actions include:
1.
1. Switch to the new thread aborting its transaction
2. Switch to the new thread but only after it has
completed (successfully or otherwise) the transaction (this
(this might be implemented for example by
appropriate placement of additional breakpoints).

3.
3. Cancel and stay with the old debugged thread.
thread.
Another issue to consider is the combination of the
super-transaction feature and the ability to
t o switch the
debugged thread. Generally it makes sense to
t o have only
one super-transaction at
a t a time. If the user switches
between threads, it is probably desirable to change the
previously debugged transaction back to
t o be a regular
transaction,
transaction, and make the new debugged transaction a
super-transaction. As described above,
above, this may require
unmarking all orecs owned in read mode by the old debugged transaction,
transaction, and marking those of the new one.
one.

4.2
4.2 Viewing and Modifying Variables
Variables
Another fundamental feature
feature supported by all debuggers is the ability to view and modify variables when
the debugger stops execution of the program. The user
provides a variable name or a memory address,
address, and the
debugger displays the value stored there and may also
allow
allow the user to change this value.
value. As explained earlier, in various TM implementations,
implementations, particularly those
based on STM or HyTM approaches,
approaches, the current logical
value of the address or variable may differ from the value
stored in it. In such cases,
cases, the debugger cannot determine a variable's value by simply reading the value of
the variable from memory. The situation is even worse
with value modifications:
modifications: in this case, simply writing
aa new value to the specified variable may violate the
atomicity of transactions currently accessing it.
it. In this
section we explain how the debugger can view and modify data in a TM-based system despite these challenges.
The key idea is to access variables that may be accessed by transactions using the TM implementation,
implementation,
rather than directly,
directly, in order to
t o avoid the above-described
problems. However, there are several important issues
to consider in deciding whether to access a variable ususing a transaction,
transaction, and if so,
so, with which transaction.
First, the debugged program may contain transactional variables that should be accessed using TM and
nontransactional variables that can be accessed directly
using conventional techniques. A variety of techniques
for distinguishing these variables exist, including typebased rules enforced by the compiler,
compiler, as well as dynamic
techniques that determine and possibly change the status of a variable (transactional or nontransactional) at
runtime (for
(for example,
example, [9]). Whichever technique is used

in a particular system,
system, the debugger must be designed
to take the technique into account and access
access variables
particular, the deusing the appropriate method. In particular,
bugger should always use transactions to access transactional variables, and nontransactional variables can
2
be accessed as in a standard debugger.
debugger.2
For transactional variables, one option is for the debugger to get or set the variable value by executing
a "mini-transaction"-that
"mini-transaction"-that is,
is, a transaction that consists of the single variable access. The mini-transaction
might be executed as a hardware transaction or as a
transaction, or it may follow
software transaction,
follow the HyTM approach of attempting to execute it in hardware,
hardware, but
retrying as a software transaction if the hardware transaction fails
fails to commit or detects a conflict with a software transaction.
If,
If, however,
however, the debugger has stopped in the middle of an atomic block execution,
execution, and the variable to
be accessed has already been accessed by the debugged
transaction,
transaction, then it is often desirable to access the specified variable from the debugged transaction's "point of
view". For example,
example, if the debugged transaction has
written a value to the variable, then the user may desire to see the value it has stored,
stored, even though the transaction has not yet committed, and therefore this value
is not (yet)
(yet) the value of the variable being examined.
examined.
Similarly,
Similarly, if the user requests to modify the value of a
variable that has been accessed by the debugged transaction,
action, then it may be desirable for this modification to
be part of the effect
effect of the transaction when it commits.
To support this behavior,
behavior, the variable can be accessed in
the context of the debugged transaction simply by calling the appropriate library function.
function. (We
(We note that it is
straightforward to extend existing HyTM and STM imimplementations to support functionality that determines
whether a particular variable has been modified by a
particular transaction.)
Note that it is still better to
t o access variables that
were not accessed by the debugged transaction using
mini-transactions and not the debugged transaction itself.
self. This is because accessing such variables using the
debugged transaction increases the set of locations that
the transaction is accessing, thereby making it more
likely to abort due to a conflict with another transaction.
In general, it is preferable that actions of the debugger have minimal impact on normal program execution.
For example,
example, we would prefer to
t o avoid aborting transactions of the debugged program in order to display
values of variables to the user. However,
However, we must preserve the atomicity of program transactions. In some
cases, it may be necessary to abort a program transaction in order to service the user's request. For example,
example,
if the user requests to modify a value that has been
accessed by an existing program transaction, then the
mini-transaction used to effect this modification may
conflict with that program transaction. Furthermore,
Furthermore,
2In
'In some TM systems, accessing a nontransactional
variable using a transaction will not result in incorrect
behavior, in which case we can choose to access all variables with transactions.

some STM and HyTM implementations are susceptible
some
to false conflicts
conflicts in which two transactions conflict
conflict even
access any variables in common.
common.
though they do not access
In case the mini-transaction used to implement a user
conflict with a program transaction,
transaction, sevsevrequest does conflict
possible. We might choose either
eral alternatives are possible.
transaction, or to wait for it to
to abort the program transaction,
modes), or to abancomplete (in appropriate debugging modes),
choices may be
don the attempted modification. These choices
configured by the user,
user, or by
controlled by preferences configured
prompting the user to decide
decide between them when the
arises. In the latter case,
case, various information
situation arises.
may be provided to the user, such as which program
involved, what variable is causing the contransaction is involved,
flict (or an indication that it is a false
false conflict),
conflict), etc.
etc.
flict
some cases,
cases, the STM may provide special-purpose
In some
supporting mini-transactions for debugging.
debugging.
methods for supporting
stopped, then the debugdebugFor example, if all threads are stopped,
ger can modify a variable that is not being accessed
by any transaction without acquiring ownership of its
orec. Therefore in this case,
case, if the STM imassociated orec.
plementation can tell the debugger whether a given variaccessed by a transaction,
transaction, then the debugdebugable is being accessed
ger can avoid acquiring ownership and aborting another
false conflict.
conflict.
transaction due to a false

4.2.1 Adding and Removing a Variable
4.2.1
Variablefrom the
Transaction's
Transaction's Access Set
section, it is often preferAs described in the previous section,
able to access variables that do not conflict
conflict with the dedebugged transaction using independent mini-transactions.
mini-transactions.
cases, however,
however, it may be useful to allow the
In some cases,
user to access a variable as part of the debugged transaction even if the transaction did not previously access
that variable. This way,
way, the transaction would commit only if the variable viewed does not change before
the transaction attempts to commit,
commit, and any modifications requested by the user would commit only if the
debugged transaction commits. This approach provides
L'augment" the transaction
the user with the ability to "augment"
with additional memory locations.
Moreover,
Moreover, some TM implementations support early[6]: with early-release,
early-release, the prorelease functionality [6]:
grammer can decide
decide to discard any previous accesses
accesses
transaction, thereby avoiding
avoiding
done to a variable by the transaction,
subsequent conflicts
conflicts with other transactions that modIf early-release is supported by
ify the released variable. If
the TM implementation,
implementation, the debugger can also support
removing a variable from the debugged-transaction's access set.
set.

4.2.2

pre-transaction value ofthe
Displaying the pre-transaction
of the
debugged transaction
transaction

Although when debugging an atomic block the user
would usually prefer to see variables as they would be
seen by the debugged transaction, in some cases it might
be useful to see the value as it was before the transaction began (note that since the debugged transaction
has not committed yet,
pre-transaction value is the
yet, this pre-transaction
current logical value of the variable, as may be seen by
other threads).
threads). Some STM implementations can easily
provide such functionality because they record the value

accessed by a transaction the first time
of all variables accessed
they are accessed.
accessed. In other STM implementations,
implementations, the
pre-transaction value is kept in the variable itself until
the transaction commits,
commits, and can thus be read directly
from the variable. In such systems,
systems, the debugger can
display the pre-transaction value of a variable (as well
debugged transaction).
as the regular value seen by the debugged

transactions
4.2.3 Getting valuesfrom conflicting transactions
cases, it is possible to determine the logical
In some cases,
value of a variable even if it is currently being modified by another transaction. As described above,
above, it may
fied
be possible
possible for the debugger to get the pre-transaction
accessed by a transaction.
transaction. If
If the dedevalue of a variable accessed
bugger can determine that the conflicting
conflicting transaction's
linearization point has not passed, then it can display
user. How such a deterthe pre-transaction value to the user.
mination can be made depends on the particular STM
implementation,
implementation, but in many cases
cases this is not difficult.
difficult.
Another potentially useful piece of information we can
from the transaction that owns the variable the user
get from
is trying to view is the tentative value of that variable-variablethat is,
is, the value as seen by the transaction that owns
Specifically, the debugger can inform the
the variable. Specifically,
user that the variable is currently accessed by a software
transaction, and give the user both the current logical
value of the variable (that is,
is, its pre-transaction value),
value),
and its tentative value (which will be the the variable's
value when and if the transaction commits successfully).
successfully).

Snapshots
4.3 Atomic Snapshots
The debugger can allow the user to define
define an atomic
and/or modified atomgroup of variables to be read and/or
ically.
powerful debugging
ically. Such a feature provides a powerful
capability that is not available in standard debuggers:
debuggers:
the ability to get a consistent view of multiple varimode, when threads
ables even in unsynchronized debug mode,
modifying these variables.
variables.
are running and potentially modifying
(It can also be used with synchronized debugging when
combined with the delayed breakpoint
breakpoint feature;
feature; see SecSeccombined
tion 4.5.)
Implementing atomic groups using TM is simply done
by accessing
accessing all variables in the group using one transaction. The variables in the group are read using a single
tion.
transaction. As for modifications, when the user modifies a variable in an atomic group,
group, the modification does
fies
not take effect until the user asks to commit all modifications to the group, at which point the debugger begins
a transaction that executes these modifications atomically.
cally. The transactions can be managed by HTM,
HTM, STM
or HyTM.
Note that the displayed
displayed values
values of the group's variables may not be their true value at the point the user
tries to modify them. We can extend this feature with
a compare-and-swap option,
option, which modifies the values
of the group's variables only if they contain the previously displayed values.
values. This can be done by beginning
a transaction that first rereads all the group's variables
values
and compares them to the previously presented values
(saved by the debugger), and only if these values all
match,
match, applies the modifications
modifications using the same transaction.
action. If
If some of the values did change,
change, the new values
values

can be displayed.
Finally, the debugger may use a similar approach when
displaying a compound structure,
structure, to guarantee that it
displays a consistent view of that structure. Suppose,
Suppose,
for example, that the user views a linked list, starting
at
a t the head node and expanding it node-by-node. Because in unsynchronized debugging mode the list might
change while being viewed, reading it node-by-node might
display an inconsistent view of the list.
list. The debugger
can use a transaction to
re-read the nodes leading to
t o reread
the node the user has just
just expanded, thereby avoiding
such inconsistency.
inconsistency.

4.4 Watchpoints
Many debuggers support watchpoint functionality, allowing a user to instruct the debugger to
t o stop when
a particular memory location or variable is modified.
More sophisticated watchpoints, called conditional watchpoints, can also specify that the debugger should stop
only when a certain predicate holds (for example,
example, that
the variable value is bigger than some number).
Watchpoints are sometimes implemented using specific
cific hardware support,
support, called hw-breakpoints. If
If no hwbreakpoint support is available,
available, some debuggers implement watchpoints in software, by executing the program
step-by-step and checking the value of the watched variable(s)
a b l e ( ~ )after each step,
step, which results in executing the
program hundreds of times slower than normal.
We describe here how to exploit TM
T M infrastructure
to
t o stop on any modification or even a read access to
a transactional variable. The idea is simple:
simple: because
the TM implementation needs to
t o keep track of which
transactions access which memory locations, we can use
this tracking mechanism to detect accesses to specific
specific locations. Particularly, with the HyTM implementation
described in Section 2, we can mark the orec that corresponds to the memory location we would like to
t o watch,
watch,
and invoke the debugger whenever a transaction gets
ownership of such an orec. In the hardware code path,
when checking an orec for a possible conflict with a software transaction, we can also check for a watchpoint
indication on that orec. Depending on the particular
hardware TM support available,
available, it mayor
may or may not be
possible to transfer control to the debugger while keep
keeping the transaction viable. If
If not, it may be necessary
to abort the hardware transaction and retry the transaction in software.
The debugger can mark an orec with either a stopon-read or stop-on-write marking.
marking. With the first marking,
ing, the debugger is invoked whenever a transaction
gets read ownership of that orec (note that some TM
implementations allow multiple transactions to concurrently own an orec in read mode),
mode), and with the latter,
latter,
it is invoked only when a transaction gets write ownership of that orec.
orec. When invoked, the debugger should
first check whether the accessed variable is one of the
watchpoint's variables (multiple memory locations may
be mapped to the same orec).
orec). If
If so,
so, then the debugger
should stop,
watchpoint,
stop, or,
or, in the case of a conditional watchpoint,
evaluate a predicate to decide whether to
t o stop.
stop.
Stopping the program upon access to a watchpoint
variable can be done in one of two ways:
ways:

1.
1. Immediate-Stop: The debugger can be invoked immediately when the variable is accessed. While
this gives
gives the user control at
a t the first time the
variable is accessed, it has some disadvantages:
• The first value written by the transaction to
the variable may not be the actual value finally written by the transaction: the transaction may later change the value written to
this variable, or abort without modifying the
variable at all.
all. In many cases,
cases, the user would
not care about these intermediate values of
the variable, or about accesses done by transactions that do not eventually commit.
• Most STMs do not reacquire ownership of a
location if the transaction modifies it multiple
times. Therefore,
Therefore, if we stop execution only
when the orec is first acquired,
acquired, we may miss
subsequent modifications that establish the
predicate we are attempting to detect.

2.
2. Stop-on-Commit: This option overcomes the problems of the immediate-stop approach, by delaying
the stopping to the point when the transaction
commits. That is,
is, instead of invoking the debugger whenever a marked orec is acquired by a transaction,
action, we invoke it when a transaction that owns
the orec commits;
commits; this can be achieved for example
by recording an indication that the transaction has
acquired a marked orec when it does so,
so, and then
invoking the debugger upon commit if this indication is set. That way the user sees the value actually written to
t o the variable, since at
a t that point no
other transaction can abort the triggering transaction anymore.
anymore. While this approach has many
advantages over the immediate-stop approach,
approach, it
also has the disadvantage that the debugger will
never stop on an aborted transaction that tried
to modify the variable, which in some cases might
be desirable for example when chasing a slippery
bug that rarely occurs. Therefore,
Therefore, it may be desirable to support both options,
options, and allow the user
to
t o choose between them. Also, when using the
stop-on-commit approach, the user cannot see how
exactly the written value was calculated by the
transaction, although this problem can be mitigated by the replay debugging technique describes
in Section 4.6.
4.6.
While the above description assumes a TM implementation that uses orecs,
orecs, the techniques we propose
are also applicable to other TM approaches. For example, in object-based TM implementations like the one
by Herlihy et.
et. al. [6], we can stop on any access to
t o an
object since any such access requires opening the object
first,
first, so we can change the method used for opening an
object to check whether a watchpoint was set on that
object.
object. This might be optimized by recording an indication in an object header or handle that a watchpoint
has been set on that object.
object.

4.4.1
4.4.1 Dynamic Watchpoints
Watchpoints

In some cases,
cases, the user may want to put a watchpoint
on a field
field whose location may dynamically change. Suppose, for example, that the user is debugging a linked
list implementation,
implementation, and wishes to stop whenever some
transaction accesses the value in the first node of the
list,
list, or when some predicate involving this value is satisfied.
isfied. The challenge is that the address of the field
storing the value in the first node of the list is indicated
by head->value, and this address changes when head
is changed, for example when inserting or removing the
first node in the list. In this case, the address of the
variable being watched changes.
changes. We denote this type of
a watchpoint as a dynamic watchpoint.
We can implement a dynamic watchpoint on head->value
head->val Lue
as follows:
follows: when the user asks to put a watchpoint
on head->value, the debugger puts a regular watchpoint on the current address of head->value, and a
special debugger-watchpoint on the address of head.
The debugger-watchpoint on head is special in the sense
that it does not give the control to the user when head
is accessed:
accessed: instead, the debugger cancels the previous
watchpoint on head->value at
a t that point, and puts a
new watchpoint on the new location of head->value.
That is,
is, the debugger uses the debugger-watchpoint on
head to detect when the address of the field
field the user
asked to watch is changed, and changes the watchpoint
on that field accordingly.

4.4.2 Multi-Variable
Multi-Variable Conditional Watchpoints
Watchpoints
Watching multiple variables together may also be useful when the user would like to condition the watchpoint on more than one variable: for example,
example, to stop
only if the sum of two variables is greater than some
value. We denote such a watchpoint as a multi-variable
conditional-watchpoint. With such a watchpoint, the
user asks the debugger to stop on the first memory modification that satisfies the predicate.
To implement a multi-variable conditional watchpoint,
the debugger can place a watchpoint on each of the
variables, and evaluate the predicate whenever one of
these variables is modified. We denote by the triggering
transaction the transaction that caused the predicate
evaluation to be invoked.
invoked. One issue to be considered
is that evaluating the predicate requires accessing the
other watched variables. This can be done as
a s follows:
follows:
•a The debugger uses the stop-on-commit approach,
approach,
so that when a transaction that modifies any of the
predicate variables commits,
commits, we stop execution either before or after the transaction commits. In
either case,
case, we ensure that the transaction still has
ownership of all of the orecs it accessed, and we
ensure that these ownerships are not revoked by
any other threads that continue to run, for
for example by making the triggering transaction a supertransaction.
•a When evaluating the predicate, the debugger distinguishes between two kinds of variables:
variables: ones
that were accessed by the triggering transaction,
transaction,
variables, and the
which we denote as triggering variables,
rest which we denote as external variables. External variables might be accessed by using the

stopped transaction,
transaction, or by using another transaction initiated by the debugger. In the latter case,
because the triggering transaction is stopped and
retains ownership of the orecs it accessed while
the new transaction that evaluates the external
variables executes,
executes, the specified condition can be
evaluated atomically.
atomically.
• While reading the external variables, conflicts with
other transactions that access these variables may
occur. One option is to simply abort the conflicting transaction. However,
However, this may be undesirable, because we may prefer that the debugger
has
program execution.
As
has minimal
minimal impact
impact on
on program
execution. As
discussed in Section 4.2.2, it is possible in some
cases to determine the pre-transaction value for
the watched variable without aborting the transaction that is accessing it.
it.

4.5 Delayed Breakpoints
Breakpoints
Stopping at a breakpoint and running the program
step-by-step affects the behavior of the program, and
particularly the timing of interactions between the threads.
Placing a breakpoint inside an atomic block may result
in even more severe side-effects, because the behavior of
atomic blocks may be very sensitive to timing modifications since they may be aborted by concurrent conflicting transactions. These effects may make it difficult to
reproduce a bug scenario.
scenario.
To exploit the benefits of breakpoint debugging while
attempting to minimize such effects,
effects, we suggest the delayed breakpoint mechanism. A delayed breakpoint is a
breakpoint in an atomic block that does not stop the
execution of the program until the transaction implementing the atomic block commits.
commits. To support delayed
breakpoints, rather than stopping program execution
when an instruction marked as a delayed breakpoint is
executed,
executed, we merely set a flag
flag that indicates that the
transaction has hit a delayed breakpoint, and resume
execution. Later, upon committing, we stop the program execution if this indication is set.
set. Besides the
advantage of impacting execution timing less,
less, this technique also avoids
avoids stopping execution in the case that a
transaction executes a breakpoint instruction, but then
aborts (either explicitly or due to a conflict with another
transaction). In many cases,
cases, it will be preferable to only
stop at a breakpoint in a transaction that subsequently
commits.
One simple type of a delayed breakpoint stops on the
instruction following
following the atomic block if the transaction implementing the atomic block hit the breakpoint
instruction in the atomic block. This kind of delayed
breakpoint can be implemented even when the transaction executing the atomic block is done using HTM. The
debugger simply replaces the breakpoint-instruction in
the HTM-based implementation to branch to a piece of
code that executes that instruction, and raises a flag
flag
indicating that the execution should stop on the instruction following
following the atomic block.
block. This simple approach has the disadvantage that the values written by
the atomic block may have already been changed by
other threads when execution stops,
stops, so the user may see

aa state
state of the
the world
world that differs
differs from the state
state when the
breakpoint instruction was hit.
hit. Moreover,
Moreover. if the transaction
action is
is executed in hardware, then unless there is specific
cific hardware support
support for
for this
this purpose, the user would
not be able
able to
to get any information about the transaction
execution
execution (like
(like which values were read/written,
readlwritten, etc.).
etc.).
On
On the
the other hand,
hand, if the atomic block is executed
by aa software
software transaction,
transaction, we can have a more powerful
type
type of aa delayed breakpoint, which stops
stops at the commit
precisely,
m i t point of the executing transaction. More precisely,
the
the debugger tries
tries to
to stop
stop at a point during the commit operation
operation of that transaction in which the transaction
tion is
is guaranteed to
to commit successfully,
successfully, but that no
other
other transaction has
has seen its
its effects
effects on memory. This
can
can be done
done by having the commit operation check the
flag
flag that indicates if aa delayed-breakpoint placed in the
atomic
atomic block was hit by the transaction,
transaction, and if so do
the
the following:
following:
1.
1. Make
Make the
the transaction a super-transaction (see Section
tion 4.1.1
4.1.1 for
for details).
details).
2.
2. Validate
Validate the transaction. That is,
is, make sure that
the
the transaction
transaction can commit.
commit. If validation fails,
fails,
abort the
the transaction,
transaction, fail
fail the commit operation,
operation,
and
and resume execution.
3.
3. Give
Give control
control to
to the user.
user.

4.
4. When the
the user asks
asks to
to continue execution,
execution, comcommit the
the transaction. Note that,
that, depending on how
super-transactions are
are supported,
supported, a lightweight commit may be applicable here if we can be sure that
the
the transaction
transaction cannot be aborted after becoming
aa super-transaction.
The
The idea behind the above procedure is simple:
simple: Guarantee
antee that all
all future
future conflicts will be resolved in favor
of the
the transaction that hit the breakpoint, check that
of
the transaction can still
still commit,
commit, and then give
give control
the
t o the
the user,
user, who
who can subsequently
subsequently decide to commit the
to
transaction.
At Step
Step 3 the debugger stops
stops the execution of the
commit
commit operation and gives
gives control to
t o the user. This is
the point where
where the user gets to
t o know that a commitcornmitthe
atomic block has hit the delayed
ted execution of the atomic
breakpoint. At that point,
point, the user can view various
breakpoint.
variables, including those accessed by the transaction,
transaction,
variables,
to try to
to understand the effect
effect of that execution. In
to
Section 4.6,
4.6, we
we describe other techniques that can give
give
Section
the user more information about the committed transthe
action's execution at
a t that point.
action's

4.5.1 Combining
Combining with
with Atomic Groups
Groups
4.5.1
One disadvantage
disadvantage of using a delayed breakpoint is
One
that if the user views
views variables not accessed by the
transaction, the
the values seen are
are at
a t the time the debugger
transaction,
stops rather than the time of the breakpoint-instruction
stops
execution. Therefore,
Therefore, it may be useful to combine the
execution.
delayed breakpoint mechanism with the atomic group
delayed
feature (Section
(Section 4.3):
4.3): with this combination,
combination, the user
feature
can associate
associate with the delayed breakpoint an atomic
can
group of variables
variables whose values should be recorded when
group
the delayed breakpoint instruction is
is executed.
executed. When
the

the delayed breakpoint instruction is hit, besides trigof the transaction, the
gering a breakpoint at the end of
debugger gets the atomic group's value (as described in
Section 4.3),
4.3), and presents it to the user when it later
stops in the transaction's commit phase.

4.6 Replay Debugging for Atomic Blocks
It is useful tto
o be able to determine how the program
debugging has been
been sugreached a breakpoint. Replay debugging
a variety of
of contexts to support such funcgested in a
tionality, and support ranging from special hardware tto
o
[12, 141
14] for two
user libraries have been proposed (see 112,
multithreaded
recent examples). Replay debugging for multithreaded
concurrent applications generally requires logging that
can add significant overhead. In this section, we explain
how STM infrastructure
infrastructure can be exploited to support replaying atomic blocks, without the need for additional
logging. We also explain how the user can experiment
with alternative executions of
of the atomic block by modifying data and even commit an alternative execution
instead of the original one. To our knowledge, previous
replay debugging proposals do not include such functionality.
The idea behind our replay debugging technique is to
exploit the fact that the behavior of
of most atomic blocks
is uniquely determined by the values it reads from memory3. Some STM implementations record
record values read by
ory3.
preserve these valthe transaction in a readset. Others preserve
transaction commits, at which
which
ues in memory until the transaction
overwritten by new values writpoint the values may be overwritten
ten by the transaction. In either case, ifif we modify
the STM to allow the debugger access to this informaof the
tion, then the debugger can reconstruct execution of
transaction, as explained in more detail below:

• The debugger maintains its own write-set for the
transaction. This is necessary tto
o allow the dereturned by reads
bugger to determine the values returned
from locations that the transaction
transaction has previously
previously
written. The replay begins with an empty write
set.
of
• The replay procedure starts from the beginning of
the debugged atomic block, and executes all instructions that are not STM-library
STM-library function calls
as usual.
• The replay procedure ignores all STM library
library function calls except the ones that implement the transactional readlwrite
read/write operations.
transactional
• When the replay procedure reaches a transactional
write operation,
operation, it writes the value in the write set
maintained by the debugger.
transactional
• When the replay procedure reaches a transactional
~ e r a t i o nit. first searches the write set mainread o
operation,
tained
tained by the debugger. If
If a value for the address

3We
eteminis3We call such atomic blocks transactionally
transaetionally ddeterministic.
tic. While the techniques described in this section may
be useful even for blocks that the compiler cannot prove
are transactionally deterministic, in this case the user
should be informed that the displayed execution might
might
not be identical to the one that triggered the breakpoint.

being read is there, this is the value read by the
transactional read operation.
operation. Otherwise,
Otherwise, the original value read by the transaction is used (acquired
from the readset or from memory, depending on
the STM implementation).
Because the debugged transaction retains ownership
of orecs it acquired during the original execution, memory locations it accesses cannot change during replaying,
so the replayed execution is faithful to
t o the original.
original.
Replay debugging functionality can be combined with
various other features we have described. For example,
example,
by combining replay debugging with the delayed breakpoint feature described in Section 4.5, we can create
the illusion that control has stopped inside an atomic
block, although it has actually already run ttoo its commit
point. Then,
Then, the replay functionality allows the user to
step through the remainder of the atomic block before
committing it. It is even possible to allow experimentaexperimentation with alternative executions of a debugged atomic
block,
block, for example by changing values it reads or writes.
In some cases, we may wish to
t o do so without affecting
the actual program execution. In other cases, we may
prefer to change the actual execution,
execution, and subsequently
resume normal debugging. One way to handle the latter
case is to abort the current transaction without releasing orecs,
orecs, and replay it up to
t o the point at which the
user wishes to change something.
way, we guaransomething. This way,
tee that the transaction will reexecute up to this point
identically to how it did in the first place.
Combining replay debugging with other debugger feafeatures we have proposed can support a rather powerful
debugging environment for transactional programs.
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Abstract
Transactional memory (TM) systems seek to increase scalability, reduce programming complexity, and overcome the various semantic problems associated with locks. Software TM proposals run
on stock processors and provide substantial flexibility
flexibility in policy,
policy, but
incur significant overhead for data versioning and validation in the
face of conflicting transactions. Hardware TM proposals have the
advantage of speed, but are typically highly ambitious, embed significant amounts of policy in silicon,
silicon, and provide no clear migration
path for software that must also run on legacy machines.
We advocate an intermediate approach,
approach, in which hardware is
used to accelerate a TM implementation controlled fundamentally
by software.
RTM, that embodies this apsoftware. We present a system, RfM,
transactional MESI (TMESI) proproach. It consists of a novel transactional
tocol and accompanying TM software. TMESI eliminates the key
software overheads of data copying, garbage collection, and validation, without introducing any global consensus algorithm in the
cache coherence protocol (a commit is allowed to perform using
only a few cycles of completely local operation). The only change
to the snooping interface is a "threatened"
"threatened" signal analogous to the
existing "shared" signal.
signal.
By leaving policy to software, RTM allows us to experiment
with a wide variety of policies for contention management, deadlock and livelock avoidance, data granularity, nesting, and virtualization.

1.
1. Introduction
Introduction and Background
Moore's Law has hit the heat wall. Simultaneously, the ability to
use growing on-chip real estate to extract more instruction-level
parallelism (ILP) is also reaching its limits.
limits. Major microprocessor vendors have largely abandoned the search for more aggressively superscalar uniprocessors, and are instead designing chips
with large numbers of simpler, more power-efficient cores.
cores. The implications for software vendors are profound: for 40 years only the
most talented programmers have been able to write good threadlevel parallel code; now everyone must do it.
it.
Parallel programs have traditionally relied on mutual exclusion
locks, but these suffer from both semantic and performance problems: they are vulnerable to deadlock, priority inversion, and arbitrary delays due to preemption. In addition, while coarse-grain
lock-based algorithms are easy to understand, they limit concur* Presented at TRANSACT:
TRANSACT: the First ACM SIGPLAN Workshop on Languages,
guages, Compilers, and Hardware Support for Transactional Computing,
held in conjunction with PLDI, Ottawa, Ontario, Canada, June 2006.
This work was supported in part by NSF grants CCR-0204344,
CCR-0204344. CNS0411127,
041 1127, and CNS-OS09270;
CNS-0509270; an IBM Faculty Partnership Award; financial
financial
and equipment support from Sun Microsystems Laboratories; and financial
financial
support from Intel.

rency. Fine-grain locking algorithms are thus often required, but
rency.
these are difficult to design, debug, maintain, and understand.
Ad hoc nonblocking algorithms [15,
[IS, 16,
16, 24, 25]
251 solve the sesemantic problems of locks by ensuring that forward progress is never
precluded by the state of any thread or set of threads. They provide
performance comparable to fine-grain locking, but each such algorithm tends to be a publishable result.
Clearly, what we want is something that combines the semantic
advantages of ad hoc nonblocking algorithms with the conceptual
simplicity of coarse-grain locks.
locks. Transactional memory promises to
do so. Originally proposed by Herlihy and Moss [8],
[8], transactional
memory (TM) borrows the notions of atomicity, consistency, and
isolation from database transactions. In a nutshell, the programmer
or compiler labels sections of code as atomic and relies on the
underlying system to ensure that their execution is linearizable [7],
[7],
consistent, and as highly concurrent as possible.
Once regarded as impractical, in part because of limits on the
size and complexity of 1990s
1990s caches, TM has in recent years
enjoyed renewed attention. Rajwar and Goodman's Transactional
Lock Removal (TLR) [19,
[19, 20]
201 speculatively elides acquire and
release operations in traditional lock-based code, allowing critical
sections to execute in parallel so long as their write sets fit in cache
sections
and do not overlap. In the event of conflict, all processors but one
roll back and acquire the lock conservatively.
conservatively. Timestamping is used
to guarantee forward progress. Martinez and Torrellas [13]
[13] describe
a related mechanism for multithreaded processors that identifies, in
advance, a "safe thread" guaranteed to win all conflicts.
Ananian et al.
[I] argue that a TM implementation must supal. [1]
port transactions of arbitrary size and duration. They describe two
implementations, one of which (LTM) is bounded by the size of
physical memory and the length of the scheduling quantum, the
other of which (UTM) is bounded only by the size of virtual memory.
al. [21] describe a related mechanism (VTM) .that
that
ory. Rajwar et al.
uses hardware to virtualize transactions across both space and time.
Moore et al.
al. [18] attempt to optimize the common case by making
transactionally-modified overflow
overflow data visible to the coherence protocol immediately, while logging old values for roll-back on abort
(LogTM). Hammond et al.
al. [5] propose a particularly ambitious rethinking of the relationship between the processor and the memory,
in which everything is a transaction (TCC). However,
However, they require
heavy-weight global consensus at the time of a commit.
While we see great merit in all these proposals, it is not yet
clear to us that full-scale
full-scale hardware TM will provide the most
practical, cost-effective, or semantically acceptable implementation
of transactions. Specifically,
Specifically, hardware TM proposals suffer from
three key limitations:
1.
1. They are architecturally ambitious-enough
ambitious-enough so that commercial
vendors will require very convincing evidence before they are
willing to make the investment.

2. They embed important policies in silicon-policies
2.
silicon-policies whose implications are not yet well understood, and for which current
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evidence suggests that no one static approach may be acceptable.
3. They provide no obvious migration path from current machines
systems: programs written for a hardware TM system may
and systems:
not run on legacy machines.

[17] describes a design philosophy for a hybrid transacMoir [17]
tional memory system in which hardware makes a "best effort" attempt to complete transactions, falling back to software when necessary.
essary. The goal of this philosophy is to be able to leverage alalmost any reasonable hardware implementation. Kumar et al.
al. [10]
[lo]
hardware-software hybrid that builds on the
describe a specific hardware-software
software system of Herlihy et al. [6]. Unfortunately, this system
still embeds significant policy in silicon. It assumes, for example,
that conflicts are detected as early as possible (pessimistic concurrency control), disallowing either read-write or write-write sharing.
[ l 1,221
Previous published papers [11,
22] reveal performance differences
across applications of 2X -- lOX
10X in each direction for different approaches to contention management, metadata organization, and
eagerness of conflict detection (i.e., write-write sharing). It is clear
that no one knows the "right" way to do these things; it is likely
way.
that there is no one right way.
We propose that hardware serve simply to optimize the performance of transactions that are controlled fundamentally by software. This allows us, in almost all cases, to cleanly separate policy
and mechanism. The former is the province of software, allowing
flexible
flexible policy choice; the latter is supported by hardware in cases
where we can identify an opportunity for significant performance
improvement.
We present a system, RTM, that embodies this software-centric
MESI (TMESI)
hybrid strategy.
strategy. RTM comprises a Transactional
Transactional MESI
coherence protocol and a modified version of our RSTM software
TM [12].
[12]. TMESI extends traditional snooping coherence with a
"threatened" signal analogous to the existing "shared" signal, and
with several new instructions and cache states. One new set of states
allows transactional data to be hidden from the standard coherence
protocol, until such time as software permits it to be seen. A second
set allows metadata to be tagged in such a way that invalidation
forces an immediate abort.
forces
In contrast to most software TM systems, RI'M
RTM eliminates,
eliminates, in
the common case, the key overheads of data copying, garbage collection, and consistency validation. In contrast to pure hardware
proposals, it requires no global consensus algorithm in the cache
coherence protocol, no snapshotting of processor state, and message traffic comparable to that of a regular MESI coherence protocol. Nonspeculative loads and stores are permitted in the middle
of transactions-in
transactions-in fact they constitute the hook that allows us to
implement policy in software. Among other things,
things, we rely on softsoftware to determine the structure of metadata, the granularity of concurrency and sharing (e.g.,
(e.g., word vs. object-based), and the degree
to which conflicting transactions are permitted to proceed speculatively in parallel. (We permit, but do not require, read-write and
write-write sharing, with delayed detection of conflicts.) Finally,
23] to arbitrate conwe employ a software contention
contention manager [22,
[22,23]
flicts
flicts and determine the order of commits.
Because conflicts
conflicts are handled in software, speculatively written data can be made visible at commit time with only a few cycles of entirely local execution. Moreover,
Moreover, these data (and a small
amount of nonspeculative metadata) are all that must remain in the
cache for fast-path execution:
execution: data that were speculatively read or
nonspeculatively
nonspeculatively written can safely
safely be evicted at any time. Like
the proposals of Moir and of Kumar et aI.,
al., RTM falls
falls back to a
software-only implementation of transactions in the event of overflow
flow (or at the discretion of the contention manager), but in contrast
not only to the hybrid proposals, but also to TLR, LTM, VTM, and
2

LogTM, it can accommodate "fast path" execution of dramatically
larger transactions with a given size of cache.
L1 level of
TMESI is intended for implementation either at the L1
a CMP with a shared L2 cache, or at the L2level
L2 level of an SMP with
write-through L1
L1 caches. We believe that implementations could
also be devised for directory-based machines (this is one topic
of our ongoing work). TMESI could also be used with a variety
of software systems other than RI'M.
RTM. We do not describe such
extensions here.
Section 2 provides more detailed background and motivation for
RTM, including an introduction to software TM in general, a characterization of its dominant costs, and an overview of how TMESI
and RTM address them. Section 3 describes TMESI in detail, including its instructions, its states and transitions, and the mechanism used to detect conflicts and abort remote transactions. Section 4 then describes the RTM software that leverages this hardware support. Our choice of concrete policies reflects
reflects experimentation with several
several software TM systems, and incorporates several
several
forms of dynamic adaptation to the offered workload. We conclude
in Section 5 with a summary of contributions, a brief description of
our simulation infrastructure (currently nearing completion), and a
list of topics for future research.

2. RTM Overview
Software TM systems display a wide variety of policy and implementation choices. Our RSTM system [12]
[12] draws on experience
with several
several of these in an attempt to eliminate as much software
overhead as possible, and to identify and characterize what remains. RTM is, in essence, a derivative
derivative of RSTM that uses hardware support to reduce those remaining costs. A transaction that
makes full use of the hardware support is called a hardware transtransaction.
action. A transaction that has abandoned that support (due to overflow or policy decisions made by the contention manager) is called
transaction.
a sofhoare
software transaction.

2.1
2.1 Programming
Programming Model
Like most (though not all) STM systems, RI'M
RTM is object-based:
object-bared:
updates are made, and conflicts arbitrated, at the granularity of
language-level objects.
objects.'l Only those objects explicitly identified as
Shared are protected by the TM system. Shared objects cannot be accessed simultaneously in both transactional and nontransactional mode. Other data (local variables, debugging and
logging information, etc.) can be accessed within transactions, but
will not be rolled back on abort.
Before a Shared object can be used within a transaction, it
must be opened for read-only or read-write access. RTM enforces
this rule using C++ templates and inheritance, but a functionally
equivalent interface could be defined through convention in C. The
open_RO
open-R0 method returns a pointer to the current version of an object, and performs bookkeeping operations that allow the TM system to detect conflicts with future
future writers. The open_RW
open-RW method,
when executed by a software transaction, creates a new copy,
copy, or
clone of the object, and returns a pointer to that clone, allowing
other transactions to continue to use the old copy.
copy. As in software
TM systems, a transaction commits with a single compare-andswap (CAS) instruction, after which any clones it has created are
immediately visible to other transactions. (Like UTM and LogTM,
software and hybrid TM systems employ what Moore et al.
al. refer
to as eager version
[18].) If
If a transaction aborts, its
version management [18].)
clones are discarded. RTM currently supports nested transactions
only via subsumption in the parent.
Figure 1 contains an example of C++ RTM code to insert an
element in a singly-linked sorted list of integers. The API is in-

' We do require that each object reside in its own set of cache
cache lines.
lines.

I
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void
: insert (int val)
void intset:
intset::insert(int
val) {I
BEGIN_TRANSACTION;
BEGIN-TRANSACTION;
const
const node*
node* previous == head->open_RO();
head->open-ROO;
II
/ / points to
to sentinel
sentinel node
node
const
const node*
node* current
current == previous->next->open_RO();
previous->next->open-ROO;
II
/ / points to
to first
first real
real node
node
while
! = NULL)
NULL) {I
while (current
(current !=
if
if (current->val
(current->val >=
>= val)
val) break:
break;
previous == current;
current;
current
current->next->open-ROO ;
current == current->next->open_RO();

4.0
4.5

-0----0- ASTM
ASTM
M
--6-b- RSTM
~ Coarse-grained Locks

c:: 3.5
x

t::
V)

3

"0

c:: 2.5

0

u

Q)
V)

I
0

b

~

1.5
1
0.5

}

if
if (!current
(!current I I( current->val > val)
val) {I
node
node *n
*n == new node(val.
node(va1, current->shared(»;
current->shared());
II
: operator new
/ / uses
uses Object<T>:
Object<T>::operator
previous->open_RW()->next
previous->open-RW()->next =
= new Shared<node>(n):
Shared<node>(n);
}1

0
0
0

I

I

I

I

I

I
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15
Threads
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25
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of RSTM, ASTM, and coarse-grain
coarse-grain
Figure 2. Performance scaling of
locking on a hash table microbenchmark.

END_TRANSACTION;
END-TRANSACTION;
}
-

Figure
Figure 1.
1. Insertion in a sorted linked list using RTM.
RTM.

100
100

cfl.
80
80
Q)

herited from
[12], which runs on legacy hardfrom our RSTM system [12],
ware
ware (space
(space limitations preclude a full
full presentation here). The
rtm:
r t m : :Shared<T>
:Shared<T> template
template class provides an opaque wrapper
around
around transactional objects. Several
sever2 crucial methods, including
operator
rtm: :Object<T>,
:Object<T>,from which T
o p e r a t o r new,
new, are
are provided by rtm:
must be
be derived.
derived. Within a transaction, bracketed by BEGIN_TRANSBEGIN-TRANSACTION
ACTION and
and END_TRANSACTION
END-TRANSACTION macros, the open_ROO
open-ROO and
open_RW
() methods
open-RWO
methods can be used to obtain const T*
T* and T*
pointers respectively.
respectively. The
The shared
s h a r e d()o method performs the inverse
operation,
operation, returning a pointer to the Shared<T>
Shared<T> with which this
this
is
is associated. Our code
code traverses the list from
from the head, opening objects
jects in
in read-only mode, until
until it finds
finds the proper place to insert the
element.
element. It
It then re-opens the object whose next
n e x t pointer it needs
to
to modify
modify in
in read-write mode.
mode. To
To make such upgrades convenient,
ect<T> :: ::open_RW
() ->open_RW () .
Obj
Object<T>
open-RW returns shared
sharedo->open-RWO.
2.2
2.2 Software
Software Implementation
Implementation

The two
two principal
principal metadata structures in IITM
RTM are the transaction
The
descriptor
and the
the object header.
header. The descriptor contains an indidescriptor and
cation of whether the transaction is active,
active, committed,
committed, or aborted.
aborted.
cation
The
The header contains
contains a pointer to the descriptor of the most recent
to modify the
the object,
object, together with pointers to old and
transaction to
new clones
clones of the
the data.
data. If the
the most recent writer committed in software,
ware, the
the new
new clone
clone is
is valid; otherwise
otherwise the old clone is valid.
valid.
can commit,
commit, a transaction TT must acquire the headers
Before it can
of any
any objects
objects it wishes to
to modify,
modify, by making them point at its
of
descriptor. By using a CAS
CAS instruction to change the status word in
descriptor.
to committed,
committed, a transaction can then, in
the descriptor
descriptor from
from active to
the
effect, make all
all its
its updates valid in one atomic step.
step. Prior to doing
effect,
so, itit must also
also verify
verify that all
all the object clones it has been reading
so,
are still
still valid.
valid.
are
is the hook that allows IITM
RTM to detect conflicts
Acquisition is
R discovers that a header it wishes
between transactions. If a writer R
S,
to acquire
acquire is
is already "owned" by some
some other,
other, still
still active,
active, writer S,
to
R consults
consults a software contention manager to determine
determine whether to
R
abort S
S and
and steal
steal the object,
object, wait a bit in the hope that S will finish,
finish,
abort
R and
and retry
retry later.
later. Similarly,
Similarly, if any object opened by R
or abort R
or
(for read or write) has
has subsequently been modified by an already(for
committed transaction, then R
R must abort.
abort.
committed
RTM can
can perform acquisition as
as early as
as open time or as late
RTM
acquire, the
as just before commit.
commit. The
The former
former is know as
as eager acquire,
as
latter as
as lazy
lazy acquire.
acquire. Most hardware TM systems perform the
latter
equivalent of acquisition by requesting exclusive ownership of a
equivalent
cache line.
line. Since
Since this
this happens as
as soon as
as the transaction attempts
cache
to modify the
the line,
line, these
these systems are inherently restricted to eager
to
c o n f i t management [18].
[18]1 They are also restricted to contention
conflict
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Figure 3. Cost breakdown for RSTM on a single processor, for
five different microbenchmarks.
management algorithms simple enough (and static enough) to be
implemented in hardware on a cache miss.
l l ] suggests that TM systems should
Work by Marathe et al. [[11]
choose between eager and lazy conflict detection based on the
characteristics of the application, in order to obtain the best
best performance (we employ their adaptive heuristics). Likewise, work
by Scherer et al. [22, 231
23] suggests that the preferred
preferred contention
application-dependent, and may alter
management policy is also application-dependent,
program run time by as much as an order of
of magnitude. In both
IITM provides significantly greater flexibility
these dimensions, FXM
than pure hardware TM proposals.

2.3 Dominant Costs
Figure 2 compares the performance of
of RSTM (the all-software
system from which RTM is derived) to that of
of coarse-grain locking
on a hash-table microbenchmark as we vary the number
number of
of threads
from 1 to 32 on a 16-processor 1.2GHz SunFire 6800. Also shown
l l ] to
is the performance (in Java) of
of ASTM, previously reported [[11]
match the faster of
of Sun's
Sun's DSTM [6] and the Cambridge OSTM [3]
across a variety of
of benchmarks. Each thread in the microbenchmark
repeatedly inserts, removes, or searches for (one third probability
of each) a random element in the table. There are 256 buckets, and
all values are taken from the range 0-255,
0-255, leading to a steady-state
average of 0.5 elements per bucket.
Unsurprisingly, coarse-grain locking does not scale. Increased
contention and occasional preemption cause the average time per
transaction to climb with the number of
of threads. On a single procesof magnitude faster than ASTM,
sor, however,
however, locking is an order of
and more than 3 x faster than RSTM. We need about 4 active
threads in this program before software TM appears attractive from
a performance point of
of view.
Instrumenting code for the single-processor case, we can apportion costs as shown in Figure 3, for five different microbenchmarks.
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Four-the hash table of Figure 2, the sorted list whose insert operaFour-the
1, and two red-black trees-are
trees-are implemention appeared in Figure 1,
fifth represents the extreme
tations of the same abstract set. The fifth
section-in this case one that increments a
case of a trivial critical section-in
counter.
single integer counter.
five micro
microbenchmarks
benchmarks TM overhead dwarfs real execution
In all five
however,
time. Because they have significant potential parallelism, however,
HashTable and RBTree outperform coarse-grain locks given
both HashTable
sufficient numbers of threads. Parallelism is nonexistent in Counter
and limited in LinkedList: a transaction that updates a node of the
list aborts any active transactions farther down the list.
Memory management in Figure 3 includes the cost of allocating, initializing, and (eventually) garbage collecting clones.
The total size of objects written by all microbenchmarks other
than RBTree-Large (which uses 4 KByte nodes instead of the 40
byte nodes of RBTree-Small) is very small. As demonstrated by
RBTree-Large, transactions that access a very large object (especially if they update only a tiny portion of it) will suffer enormous
copying overhead.
In transactions that access many small objects, validation is
reflects a subtlety of conflict detection not
the dominant cost. It reflects
mentioned in Section 2.2. Suppose transaction R opens objects
X
Y in read-only mode. In between, suppose transaction S
S
X and Y
acquires both objects, updates them, and commits. Though R is
doomed to abort (the version of X
X has changed), it may temporarily
X and the new version of Y. It is not
access the old version of X
inconsistency
difficult to construct scenarios in which this mutual inconsistency
may lead to arbitrary program errors, induced, for example, by
stores or branches employing garbage pointers. (Hardware TM
systems are not vulnerable to this sort of inconsistency, because
they roll transactions back to the initial processor and memory
snapshot the moment conflicting data becomes visible to the cache
coherence protocol.)
Without a synchronous hardware abort mechanism, RSTM (like
DSTM and ASTM) requires R to double-check the validity of all
previously opened objects whenever opening something new.
new. For
a transaction that accesses a total of n objects, this incremental
validation imposes O(n
O ( n22) )total overhead.
[4]
As an alternative to incremental validation, Herlihy's SXM [4]
and more recent versions of DSTM allow readers to add themselves to a visible reader list in the object header at acquire time.
Writers must abort all readers on the list before acquiring the object. Readers ensure consistency by checking the status word in
their transaction descriptor on every open operation. Unfortunately,
the constant overhead of reader list manipulation is fairly high. In
practice, incremental validation is cheaper for small transactions
(as in Counter); visible readers are cheaper for large transactions
with heavy contention; neither clearly wins in the common middle
[23]. RSTM supports both options; the results in Figures 2
ground [23].
and 3 were collected using incremental validation.

Instruction
SetHandler (H)
TLoad(A,R)
TLoad (A, R)
TStore (R, A)
ALoad(A,R)
ALoad (A, R)
ARelease (A)
CAS-Commit (A, 0,
0,N)
Abort
Wide-CAS (A, 0,
0,N, K)

Description
Indicate address of user-level
user-level abort handler
Transactional Load from A into R
Transactional Store from R into A
Load A into R; tag "abort on invalidate"
Untag hALoaded
a d e d line
End Transaction
Invoked by transaction to abort itself
K (currently up to 4)
4) adjacent words
Update K
atomically

Table
Table 1. ISA Extensions for RfM.
RTM.
transaction commits. Unlike most hardware proposals (but like
RTM allows data to be speculatively read or even written
TCC), RfM
when it is also being written by another concurrent transaction.
TCC ensures, in hardware, that only one of the transactions will
commit. RTM relies on software for this purpose.
2. TMESI also allows selected metadata, buffered in the local

cache, to be tagged in such a way that invalidation will cause
an immediate abort of the current transaction. This mechanism
RTM software to guarantee that a transaction never
allows the RfM
works with inconsistent data, without incurring the cost of incremental validation or visible readers (as in software TM),
without requiring global consensus for hardware commit, and
without precluding read-write and write-write speculation.
To facilitate atomic updates to multi
word metadata (which
multiword
would otherwise need to be dynamically allocated, and accessed
through a one-word pointer), RTM also provides a wide compareand-swap, which atomically inspects and updates several
several adjacent
locations in memory (all within the same cache line).
A transaction could, in principle, use hardware support for certain objects and not for others. For the sake of simplicity, our initial implementation of RfM
RTM takes an all-or-nothing approach: a
transaction initially attempts to leverage TMESI support for write
buffering and conflict detection of all of its accessed objects. If it
aborts for any reason, it retries as a software transaction. Aborts
may be caused by conflict with other transactions (detected through
invalidation of tagged metadata), by the loss of buffered state to
overflow or insufficient associativity, or by executing the Abort instruction. (The kernel executes Abort on every context switch.)

3. TMESI Hardware Details
In this section, we discuss the details of hardware acceleration for
common-case transactions, which have bounded time and space
requirements. In order, we consider ISA extensions, the TMESI
protocol itself, and support for conflict detection and immediate
aborts.

3.1 ISA Extensions
Extensions

cache, to be hidden from the normal coherence protocol. This
buffering allows RfM,
RTM, in the common case, to avoid allocating
buffering
and initializing a new copy of the object in software. Like most
hardware TM proposals, RfM
RTM keeps only the new version of
speculatively modified data in the local cache. The old version
speculatively
of any given cache line is written through to memory if necfirst transactional store. The new veressary at the time of the first
sion becomes visible to the coherence protocol when and if the

RTM requires eight new hardware instructions, listed in Table 1.
1.
RfM
The SetHandler instruction indicates the address to which control should branch in the event of an immediate abort (to be discussed at greater length in Section 3.3). This instruction could be
executed at the beginning of every transaction, or, with OS kernel
support, on every heavyweight context switch.
The TLoad
T h a d and TStore
TStore instructions are transactional loads and
stores. All accesses to transactional data are transformed (via compiler support) to use these instructions. They move the target line
to one of five
transactional states in the local cache. Transactional
five transactional
states are special in two ways: (1) they are not invalidated by readexclusive requests from other processors; (2) if the line has been
the subject of a TStore,
TStore, then they do not supply data in response
to read or read-exclusive requests. More detail on state transitions
appears in Section 3.2.

4
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2.4 Hardware
Hardware Support
Support
2.4
RTM uses hardware support (the TMESI protocol) to address the
RfM
memory management and validation overhead of software TM. In
so doing it eliminates the top two components of the overhead bars
3.
shown in Figure 3.
1. TMESI protocol allows transactional data, buffered in the local
1.

The ALoad instruction supports immediate aborts of remote
transactions. When it acquires a to-be-written object, RTM performs a nontransactional write to the object's header. Any reader
transaction whose correctness depends on the consistency of that
object will previously
previously have performed an ALoad
ALoad on the header (at
the time of the open).
open). The read-exclusive
read-exclusive message caused by the
nontransactional write then serves as a broadcast notice that immediately aborts all such readers. A similar convention for transaction
transaction
descriptors allows hardware transactions to immediately abort software transactions even if those software transactions don't have
room for all their object headers in the cache (more on this in
Section 3.3). In contrast to most hardware TM proposals, which
eagerly abort readers whenever another transaction performs a
conflicting transactional
transactional store, TMESI allows RTM to delay acquires when speculative read-write or write-write sharing is desirable [II].
[ l 11.
The ARelease instruction erases the abort-on-invalidate
abort-on-invalidate tag of
the specified cache line.
line. It can be used for early release, a software
optimization that dramatically improves the performance of certain
transactions, notably those that search large portions of a data
structure prior to making a local update [6,
[6, II].
111. It is also used by
software transactions to release an object header after copying the
object's data.
The CAS-Commit
CAS-Commit instruction performs the usual function of
compare-and-swap. In addition, speculatively
speculatively read lines (the transtransactional and abort-on-invalidate lines) are untagged and revert to
their corresponding MESI states.
states. If the CAS succeeds,
succeeds, speculatively written lines become visible to the coherence protocol and
begin responding to coherence messages. If the CAS fails,
fails, speculatively written lines are invalidated,
invalidated, and control transfers to the location registered by SetHandler. The motivation behind CAS-Commit
CAS-Commit
is simple:
CAS to commit the
simple: software TM systems invariably
invariably use aaCAS
current transaction; we overload this instruction to make buffered
transactional state once again visible to the coherence protocol.
protocol.
Abort instruction clears the transactional
The Abort
transactional state in the cache
in the same manner as a failed CAS-Commit.
CAS-Commit. Its principal use is to
implement condition synchronization by allowing a transaction to
abort itself when it discovers that its precondition does not hold.
Such a transaction will typically then jump to its abort handler.
handler.
Abort is also executed by the scheduler on every context switch.
Abort
switch.
The Wide-CAS
Wide-CAS instruction allows a compare-and-swap across
multiple contiguous locations (within a single cache line).
line). As in
Itanium's
Itanium's cmp8xchg16
cmp8xchgl6 instruction [9],
[9], if the first two words at
location A match their "old" values,
values, all words are swapped with the
"new"
"new" values (loaded into contiguous registers).
registers). Success is detected
Wide-CAS is
by comparing old and new values in the registers. Wide-CAS
intended for fast update of object headers.

3.2 TMESI Protocol
A central goal of our design has been to maximize software flexiflexibility while minimizing hardware complexity.
complexity. Like most hardware
TM proposals (but unlike TCC or Herlihy &
& Moss's original proposal), we use the processor's cache to buffer a single copy of each
transactional line, and rely on shared lower levels of the memory
hierarchy to hold the old values of lines that have been modified
but unlike most other hardware
but not yet committed. Like TCCTCC-but
systems-we
systems-we permit mutually inconsistent versions of a line to reside in different caches. Where TCC requires an expensive global
global
arbiter to resolve these inconsistencies at commit time, we rely on
software to resolve them at acquire time.
time. The validation portion
of a CAS-Commit
CAS-Commit is a purely local operation (unlike TCC, which
broadcasts all written lines) that exposes modified lines to subsesubsequent coherence traffic.
traffic.
Our protocol requires no bus messages other than those already
required for MESI.
MESI. We add two new processor messages, PrTRd
5

and PrTWr,
PrTWr, to reflect TLoad
T h a d and TStore
TStore instructions, respectively,
respectively,
but these are visible only to the local cache. We also add a "threatened" bus signal (T) analogous to the existing "shared" signal (S).
(S).
The T signal serves to warn a reader transaction of the existence of
a potentially conflicting writer. Because the writer's commit will be
a local operation, the reader will have no way to know when or if it
actually occurs. It must therefore make a conservative
conservative assumption
when it reaches the end of its own transaction (until
(until then the line is
protected by the software TM protocol).

3.2.1 State transitions
transitions
protocol.
Figure 44 contains a state transition diagram for the TMESI protocol.
The four states on the left comprise the traditional
traditional MESI protocol.
The five
five states on the right, together with the bridging transitions,
comprise the TMESI additions. Cache lines move from a MESI
state to a TMESI state on a transactional read or write.
write. Once a
cache line enters a TMESI state,
state, it stays in the transactional part
of the state space until the current transaction commits or aborts,
at which time it reverts to the appropriate MESI state, indicated by
the second (commit) or third (abort) letters of the transactional state
name.
The TSS,
TSS, TEE,
TEE, and TMM states behave much like their MESI
counterparts. In particular,
particular, lines in these states continue to supply
supply
data in response to bus messages. The two key differences haree
(I)
(1) on a PrTWr we transition to TMI;
TMI; (2) on a BusRdX (bus
TII. These two states have special
read exclusive)
exclusive) we transition to TIl.
behavior that serves
serves to support speculative read-write and writewrite sharing. Specifically,
Specifically, TMI indicates that a speculative write
has occurred on the local processor; TIl
TII indicates that a speculative
write has occurred on a remote processor,
processor, but not on the local
processor.
processor.
A TIl
TII line must be dropped on either commit or abort,
abort, because
a remote processor has made speculative changes which,
which, if comcommitted, would render the local copy stale. No writeback or flush
flush is
dirty: Even during a transaction,
transaction, silent
required since the line is not dirty.
eviction and re-read is not a problem because software ensures that
no writer can commit unless it first
first aborts the reader.
reader. A TMI line
is the complementary side of the scenario.
scenario. On abort it must be
dropped, because its value was incorrectly speculated.
speculated. On commit
it will be the only valid copy; hence the reversion
M. Software
reversion to M.
must ensure that conflicting writers never both commit, and that if
a conflicting reader and writer both commit, the reader does so first
first
from the point of view of program semantics.
semantics. Lines in TMI state
assert the T signal on the bus in response to BusRd messages. The
reading processor then transitions
transitions to TIl
TII rather than TSS
TSS or TEE.
TEE.
Processors executing a TStore
TStore instruction (writing processors) continue to transition
TMI; only one of the writers will eventually
eventually
transition to TMI;
commit, resulting in only one of the caches reverting to M state.
Lines originally in M or TMM state require a writeback on the first
first
TStore
value.
TStore to ensure that memory has the latest non-speculative value.
Among hardware TM systems, only TCC and RIM
FSM support
read-write and write-write sharing;
sharing; all the other schemes mentioned
in Sections I1 and 2 use eager conflict detection. By allowing
allowing a
reader transaction to commit before a conflicting writer acquires the
contended object,
object, RTM permits significant concurrency between
readers and long-running writers.
writers. Write-write sharing is more problematic, since only one transaction
transaction can usually commit, but may be
desirable in conjunction with early release [11].
[ l l ] . Note that nothing
about the TMESI protocol requires read-write or write-write sharing; if the software protocol detects and resolves conflicts eagerly,
eagerly,
the TIl
TII and TMI states will simply go unused.

3.2.2 Abort-on-invalidate
In addition to the states shown in Figure 4,
4, the TMESI protocol
provides AM, AE, and AS states.
states. The A bit is set in response to an
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Bu,RdX
iFlush

lYfWr
'Bu,RdX

PrTRdiBu,Rd(T)

;
;
;

;
;
;

"'-'-'-'-'-'-'-'-'-'---'-'-'-'-'-'-'-'-'-'-'-'-'-'-'-'_._._._._._._._.-.-._._._._._._._._._._._._._._"

Figure 4. TMESI Protocol. Dashed boxes enclose the MESI and TMESI subsets of the state space. All TMESI lines revert to MESI states in
CAS-Commit or Abort.
Specifically, the 2nd and 3rd letters of aaTMESI
the wake of a CAS-Commit
Abort. Specifically,
TMESI state name indicate the MESI state to which to revert on
conventional: the part before the slash is the triggering message; after is the ancillary
commit or abort, respectively.
respectively. Notation on transitions is conventional:
action. "Flush" indicates that the cache supplies the requested data;
data; "Flush'"
"Flush'" indicates it does so iff the base protocol prefers cache-cache
cache-cache
action.
memory-cache. When specified,
specified, Sand
S and T indicate signals on the "shared" and "threatened"
"threatened" bus lines; an overbar means "not
transfers over memory-cache.
signaled".
ALoad instruction, and cleared in response to an ARelease,
CASARelease, CASCommit,
Commit, or Abort instruction (each of these requires an additional
processor-cache
4). Invalidation or
processor-cache message not shown in Figure 4).
eviction of an A
x line aborts the current transaction.
Ax
ALoads serve three related roles in RTM.
RTM. First, every transaction ALouds
ALoads its own transaction descriptor (the word it will eventually attempt to CAS-Commit).
CAS-Commit). If any other transaction aborts it
aborted), the first transaction is guar(by CAS-ing its descriptor to aborted),
anteed to notice immediately.
immediately. Second, every hardware transaction
ALouds
ALoads the headers of objects it reads, so it will abort if a writer
acquires them. Third, a software transaction ALouds
ALoads the header of
(ARelemeing it immediately afterward), to
any object it is copying (AReleaseing
copy. Note that a software transaction
ensure the integrity of the copy.
never requires more than two ALouded
ALoaded words at once, and we can
guarantee that these are never evicted from the cache.

encoding
3.2.3 State tag encoding
All told, aaTMESI
TMESI cache line can be in any of 12
12 different states:
states: the
four MESI states
M), the five
states (I, S,
S, E, M),
five transactional states (Tll,
(TII, TSS,
TSS,
TEE,
TEE, TMM,
TMM, TMI),
TMI), and the three abort-on-invalidate states (AS,
(AS, AE,
AM). For the sake of fast commits and aborts,
aborts, we encode these in
five bits, as shown in Table 2.
2.
five
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T
0
0
0
0
0
0
1
I
1
1
1
0
0
0
0o
T
A
MESI
CIA
MI1
Mil

A

MESI

00
0
00
00 1 111
01
0
01
10
0
10
11
0
11
11
0
11
00
0
00
01
0
01
10
0
10
0
1 1I
0
1 1I
1
01
01
11 1 100
11
1
11
11
11
1

CIA
CIA

0
1
0
-

M/I
Mil

0
-

7
-

State
State
I
S
E

-

0
I
-

}M
}M
TIl
TI1
TSS
TEE
TMI
TMM
AS
AE

I
0o

I

}AM
}AM

-

Line is (1)
(I) II is not (0)
(0) transactional
transactional
Line is (1)
( I ) II is not (0)
(0) abort-on-inva1idate
abort-on-invalidate
2 bits:
bits: I (00),
(10), or M (11)
(OO), S (Ol), E
E(10).
(1) or aborted (0)
(0)
Most recent txn committed (1)
Line islwas in TMM (1)
(1) orTMI
or TMI (0)
(0)

Table
TabIe 2. Tag array encoding. Interpretations of the bits (right) give
rise to 15
15 valid encodings of the 12
12 TMESI states.
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At commit time, if the CAS in CAS-Commit
CAS-Commit succeeds, we first
T bits to conditionally
broadcast a 1 on the CIA bit line, and use the T
enable only the tags of transactional lines. Following this we f1ashflashclear the A and T
T bits. For TSS,
TSS, TMM,
TMM, TIl,
TTII, and TEE the flash
flash clear
alone would suffice, but TMllines
TMI lines must revert to M on commit and
IIon
on abort. We use the C/A
C/A bit to distinguish between these: a line
is interpreted as being in state M
ES I bits are 11
MESl
11 and either
M if its M
C/A
M/II is set.
set. On Aborts we broadcast 00 on the CIA bit line.
C/
A or M/
3.3 Conflict
Detection & Immediate
Conflict Detection
Immediate Aborts
Hardware TM systems typically checkpoint processor state at the
beginning of a transaction. As soon as a conflict is noticed, the hardware restarts the losing transaction. Most hardware systems make
conflicts visible as soon as possible; TCC delays detection until
commit time. Software systems, by contrast, require that transactions validate their status explicitly,
explicitly, and restart themselves if they
have lost a conflict.
conflict.
The overhead of validation, as we saw in Section 2.3,
2.3, is one
of the dominant costs of software TM. RTM avoids this overhead
ALoading object headers in hardware transactions. When a
by Ahading
writer modifies the header, all conflicting readers are aborted by
a single (broadcast) BusRdX. In contrast to most hardware TM
systems, this broadcast happens only at acquire time, not at the first
transactional store, allowing flexible policy.
If the procesor is in user mode, delivery of the abort takes the
form of a spontaneous
spontaneous subroutine
subroutine call, thereby avoiding kernel-user
crossing overhead. The current program counter is pushed on the
user stack,
stack, and control transfers to the address specified by the most
recent SetHandler instruction. If either the stack pointer or the handler address is invalid, an exception occurs. If
If the processor is in
kernel mode, delivery takes the form of an interrupt vectored in the
usual way. If the processor is executing at interrupt level when an
abort occurs, delivery is deferred until the return from the interrupt.
Transactions may not be used from within interrupt handlers. Both
kernel and user programs are allowed to execute hardware transactions, however, so long as those transactions complete before control transfers to the other.
other. The operating system is expected to abort
any currently running user-level
user-level hardware transaction when transferring from an interrupt handler into the top half of the kernel.
kernel.
Interrupts handled entirely in the bottom half (TLB refill, register
window overflow) can safely coexist with user-level transactions.
User transactions that take longer than a quantum to run will inevitably execute in software. With simple statistics gathering, RTM
can detect when this happens repeatedly, and skip the initial hardware attempt.
Unfortunately, nothing guarantees that a software transaction
will have all of its object headers in A
ALoaded
h a d e d lines. Moreover software validation at the next open operation cannot ensure consistency: because hardware transactions modify data in place, objects
are not immutable, and inconsistency can arise among words of the
same object read at different times. The RTM software therefore
makes every software transaction a visible reader, and arranges
arranges for
it to A
ALoad
h a d its own transaction descriptor. Writers (whether hardware or software) abort such readers at acquire time, one by one,
by writing to their descriptors. In a similar vein, a software writer
ALoads
A
h a d s the header of any object it needs to clone, to make sure it
will receive an immediate abort if a hardware transaction modifies
modifies
the object in place during the cloning operation?
operation.'
Because RTM detects conflicts based on access to object headers only, correctness for hardware transactions does not require that

TIl,
TII, TSS,
TSS, TEE,
TEE, or TMM lines remain in the cache. These can be
freely evicted and reloaded on demand. Memory always has an upto-date non-speculative copy of data, which it returns; lines in TMI
state do not respond to read or write requests from the bus, thereby
allowing readers from both hardware and software transactions to
work with the stable non-speculative copy.
copy. When choosing lines
for eviction, the cache preferentially retains TMI and h
Ax lines. If
If it
must evict one of these, it aborts the current transaction, which will
then retry in software. Other hardware schemes buffer both transactional reads and writes, exerting much higher pressure on the cache.
cache.

3.4

Example

Figure 5 illustrates the interactions among three simple concurrent
transactions. Only the transactional instructions are shown. Numbers indicate the order in which instructions occur.
occur. At the beginning
of each transaction, RTM software executes a SetHandler instruction, initializes a transaction descriptor (in software), and A
ALoads
hads
that descriptor. Though the open calls are not shown explicitly,
RTM software also executes an A
ALoad
h a d on each object header at
T h a d or TStore.
TStore.
the time of the open and before the initial TLoad
Let us assume that initially- objects
- A and B are invalid in all
caches. At 0
transaction 1'1
atransaction
T1 performs a TLoad
T h a d of object A. RTM
software will have A
ALoaded
's cache in state
h a d e d A's header into 1'1
Tl's
AE (since it is the only cached copy) at the time of the open.
open. The
referenced line of A is then loaded in TEE.
TEE. When the store happens
in 1'2
T2 at 8,
8,the line in TEE in 1'1
T1 sees a BusRdX message and
drops to TIl.
T1 can continue
TII. The line remains valid, however,
however, and 1'1
to use it until 1'2
T2 acquires A (thereby aborting Tl)
T1) or Tl
T1 itself
commits.
TI1 line must drop to
commits. Regardless of T1's
Tl's outcome, The TIl
II to reflect the possibility that a transaction threatening that line
can subsequently commit.
commit.
At QT 1 performs a TStore
TStore to object B. RTM loads B's
B's header
in state AE at the time of the open, and B itself is loaded in TMI,
TMI,
since the write is speculative. If 1'1
T1 commits, the line will revert to
M, making the TStore's change permanent. If Tl
T1 aborts, the line
M,
will revert to I,I, since the speculative value wiJl
will at that point be
invalid.
invalid.
At
T h a d on object A. Since 1'2
T2
transaction 1'3
T3 performs a TLoad
holds the line in TMI,
TMI, it asserts the l'
T signal in response to 1'3's
T3's
T3 to load the line in TIl,
TII, giving it
BusRd message. This causes 1'3
access only until it commits or aborts (at which point it loses the
RTM
Thad, R
M
protection of software conflict detection). Prior to the TLoad,
software will have A
ALoaded
's cache during the
h a d e d A's header into 1'3
T3's
open, causing 1'2
T2 to assert the S signal and to drop its own copy of
the header to AS. If
If 1'2
T2 acquires A while 1'3
T3 is active, its BusRdX
on A's header will cause an invalidation in T3's cache and thus an
immediate abort of 1'3.
T3.
Event .@is
i s similar to
and B is also loaded in TIl.
TII.

eTl

e

e,
a,

a,&B, a.

We now consider the ordering of events.,
. , and • .
events

1.
1. El
E l happens
happens before E2 and E3:
E3: When Tl
T1 acquires B's header,
it invalidates the line in 1'3
's cache. This causes 1'3
T3's
T3 to abort. 1'2,
T2,
however, can commit. When it retries, 1'3
T3 will see the new value
of A from 1'1
's commit.
Tl's

2. E2 happens before El
E l and E3:
E3: When 1'2
T2 acquires A's header,
it aborts both T1
T1 and 1'3.
T3.

immediate
immediate abort is not strictly
strictly necessary if the cloning operation is
simply a bit-wise copy;
copy; for this it suffices
suffices to double-check validity
validity after
finishing
finishing the copy.
copy. In object-oriented
object-oriented languages,
languages, however,
however, the user can
class-specific clone method that will work correctly only if the
provide a class-specific
object remains internally consistent.
consistent.

3. E3 happens
happens before El
E l and E2:
E2: Since 1'3
T3 is only a reader of
objects, and has not been invalidated by writer acquires, it commits.
mits. 1'2
T2 can similarly commit, if E1
E l happens before E2, since
Tl
T1 is a reader of A. Thus, the ordering E3, El, E2 will allow all
three transactions to commit. TCC would also admit this scenario, but none of the other hardware schemes mentioned in
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Figure 5.5. Execution
Execution of
of Transactions.
Transactions. Top:
Top: interleaving
interleaving of
of accesses
accesses inin three
three transactions,
transactions, with
with lazy
lazy acquire.
acquire. Bottom:
Bottom: Cache
Cache tag
tag arrays
arrays atat
various
variousevent
eventpoints.
points.(OH(x)
(OH(x)isisused
used totoindicate
indicatethe
theheader
headerof
ofobject
objectx.)
x.)
Sections
Sections 11or
or 22 would
would do
do so,
so, because
because of
of eager
eager conflict
conflict detecdetection.
BusRdX per
perobobtion. RTM
RTMenforces
enforcesconsistency
consistency with
withaasingle
singleBusRdX
ject
ject header.
header.In
In contrast,
contrast, TCC
TCC must
must broadcast
broadcast all
all speculatively
speculatively
modified
modifiedlines
linesatatcommit
committime.
time.

4.4. RTM
RTMSoftware
Software
InIn the
theprevious
previoussection
section we
wepresented
presented the
theTMESI
TMESIhardware,
hardware, which
which
enables
enables flexible
flexiblepolicy
policy making
makinginin software.
software. With
With aafew
fewexceptions
exceptions
related
related toto the
the interaction
interaction of
of hardware
hardware and
and software
software transactions,
transactions,
policy
policy isis set
setentirely
entirelyininsoftware,
software, with
with hardware
hardware serving
serving simply
simplytoto
speed
speedthe
thecommon
commoncase.
case.
Transactions
Transactionsthat
thatoverflow
overflowhardware
hardwaredue
duetotothe
thesize
sizeor
orassociaassociativity
tivity of
of the
the cache
cacheare
areexecuted
executed entirely
entirely ininsoftware,
software, while
whileensurensuring
ing interoperability
interoperability with
with concurrent
concurrent hardware
hardware transactions.
transactions. SoftSoftware
unboundedininspace
spaceand
and time.
time.InIn
waretransactions
transactionsare
areessentially
essentially unbounded
the
the subsections
subsections below
below we
we first
first describe
describe the
the metadata
metadata that
that allows
allows
hardware
hardware and
and software
softwaretransactions
transactions toto share
share aa common
commonset
set of
of obobjects,
jects, thereby
thereby combining
combiningfast
fastexecution
execution inin the
the common
common case
case with
with
unbounded
unboundedspace
spaceininthe
thegeneral
generalcase.
case.We
Wethen
thendescribe
describemechanisms
mechanisms
used
used toto ensure
ensureconsistency
consistency when
when handling
handling immediate
immediate aborts.
aborts. FiFinally,
nally, we
we present
present context-switching
context-switching support
supportfor
for transactions
transactions with
with
unbounded
unboundedtime.
time.

4.1
4.1 Transactions
TransactionsUnbounded
UnboundedininSpace
Space

FigThe
RTM are
areillustrated inin FigThe principal
principal metadata
metadataemployed
employed by RTM
ure
ure6.6.The
Theobject
objectheader
headerhas
hasfive
fivemain
mainfields:
fields:aapointer
pointertotothe
themost
most
recent
recent writer
writer transaction,
transaction, aa serial
serial number,
number, pointers
pointers totoone
Oneor
or two
two
clones
clonesof
of the
theobject,
object,and
andaahead
headpointer
pointerfor
foraalist
listof
ofsoftware
softwaretranstrans-
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actionscurrently
currentlyreading
readingthe
theobject.
object.(The
(Theneed
needfor
forexplicitly
explicitlyvisible
visible
actions
softwarereaders,
readers,explained
explainedininSection
Section3.3,
3.3,isisthe
theprincipal
principalpolicy
policyreresoftware
strictionimposed
imposedby
byRTM.
RTM.Without
Withoutsuch
suchvisibility
visibility [and
[andimmediate
immediate
striction
aborts]we
wesee
seeno
noway
waytotoallow
allowsoftware
softwaretransactions
transactionstotointeroperate
interoperate
aborts]
withhardware
hardwaretransactions
transactions that
thatmay
may modify
modifyobjects
objectsininplace.)
place.)
with
The least
least significant
significant bit
bit of
of the
the transaction
transaction pointer
pointer inin the
the obobThe
ject header
header isisused
used totoindicate
indicatewhether
whetherthe
themost
mostrecent
recent writer
writerwas
was
ject
hardware or
or software
software transaction.
transaction. IfIf the
the writer
writer was
was aa software
software
aa hardware
transaction
transaction and
anditithas
hascommitted,
committed, then
thenthe
the"new"
"new" object
objectisiscurrent;
current;
otherwisethe
the"old"
"old" object
objectisiscurrent
current(recall
(recall that
that hardware
hardwaretransactransacotherwise
tions
tionsmake
makeupdates
updatesininplace).
place).Writers
Writersacquire
acquireaaheader
headerby
by updating
updating
Wide-CASinstruction.
instruction. To
Tofirst
firstapproximation,
approximation,
atomically with
withaa Wide-CAS
ititatomically
RTM
TMObjectand
andLocator
Locator
RTMobject
objectheaders
headerscombine
combineDSTM-style
DSTM-style TMObject
fields
fields[6].3
[61.~
Serialnumbers
numbersallow
allowRTM
RTMtotoavoid
avoiddynamic
dynamicmemory
memorymanagemanageSerial
ment
ment for
for transaction
transaction descriptors
descriptors by
by reusing
reusing them.
them. When
When starting
starting
aa new
new transaction,
transaction, aa thread
thread increments
increments the
the number
number inin the
the descripdescriptor.
tor.When
When acquiring
acquiring an
an object,
object, itit sets
setsthe
the number
number inin the
the header
header toto
match.
match.If,
If,atatopen
opentime,
time,aatransaction
transactionfinds
findsmismatched
mismatchednumbers
numbersinin
theobject
objectheader
headerand
andthe
thedescriptor
descriptortotowhich
whichititpoints,
points,ititinterprets
interprets
the
ititasasififthe
theheader
headerhad
hadpointed
pointedtotoaamatching
matchingcommitted
committed descriptor.
descriptor.
On
Onabort,
abort,aathread
threadmust
musterase
erasethe
thepointers
pointersininany
anyheaders
headersitithas
hasacacquired.
quired.As
Asan
anadaptive
adaptiveperformance
performanceoptimization
optimizationfor
forread-intensive
read-intensive
RSTM
RSTMavoids
avoidsthe
theneed
needfor
forWCAS
WCASby
bymoving
movingmuch
muchofof an
anobject's
object's metametadata
data into
intothe
the data
dataobject
objectinstance,
instance, rather
ratherthan
than the
the header.
header.InIn particular,
particular,itit
arranges
arrangesfor
forthe
thenewer
newerdata
dataobject
objecttotopoint
point totothe
theolder
older[12].
[12].We
Wekeep
keepall
all
metadataininthe
theheader
header ininRTM
RTMtotominimize
minimizethe
the need
needfor
forALoaded
ALoadedcache
cache
metadata
lines.
lines.
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Figure
of acquiring the object, overwriting the transaction
Figure 6.
6. RTM
RTM metadata structure.
structure. On the left a hardware transaction is in the process of
pointer and
If a software transaction
and serial
serial number
number fields.
fields. On the right a software transaction will also overwrite the New Object field. If
acquires
acquires an
an object previously
previously owned by a committed
committed software transaction, it overwrites (Old Object, New Object) with (New Object, Clone).
Several
just as hardware transactions can work
Several software
software transactions can work concurrently on their own object clones prior to acquire time, just
concurrently
concurrently on
on copies
copies buffered
buffered in their caches.
applications,
applications, a reader
reader that finds
finds a pointer to a committed descriptor
replaces it with a sentinel
sentinel value that saves
saves subsequent readers the
need to
to dereference the
the pointer.
For hardware transactions,
transactions, the in-place update of objects and
reuse
reuse of
of transaction descriptors eliminate the need for dynamic
dynamic
memory management within the TM runtime.
runtime. Software transactransactions,
tions, however,
however, must still
still allocate
allocate and
and deallocate clones and entries
tries for
for explicit reader
reader lists.
lists. For these purposes RTM employs
employs a
lightweight,
lightweight, custom
custom storage manager.
manager. In a software transaction,
transaction, acquisition
quisition installs a new data object in the "New Object" field,
field, erases
the
formerly in that field,
field, and
the pointer
pointer to
to any
any data object 00 that was formerly
reclaims the
ude the use of dan0.Immediate aborts precl
preclude
the space
space for
for O.
gling references.
references.
gling

4.2 Deferred
Deferred Aborts
Aborts
4.2
While aborts
aborts must be synchronous
synchronous to avoid any possible data inconsistency, there
there are
are times
times when they should not occur.
occur. Most
consistency,
obviously, they need to
to be postponed
postponed whenever a transaction
transaction is
obviously,
currently
managecurrently executing RTM
RTM system code (e.g., memory management) that
that needs
needs to
to run to
to completion. Within the RTM library,
library,
ment)
code that
that should
should not be interrupted is
is bracketed
bracketed with BEGIN_NO_
BEGIN-NOcode
ABORT..... .END
END-NO-ABORT
macros. These function in a manner remABORT
_NO_ABORT macros.
iniscent of the
the preemption
preemption avoidance
avoidance mechanism of SymUnix
SymUnix [2]:
[2]:
iniscent
BEGIN-NO-ABORT increments
increments a counter,
counter, inspected by the stanBEGIN_NO_ABORT
dard abort
abort handler installed by RIM.
RTM. If an abort occurs when the
dard
counter is
is positive,
positive, the
the handler
handler sets
sets a flag
flag and returns.
returns. END_NO_
END-NOcounter
ABORT decrements
decrements the
the counter.
counter. If it reaches zero and the flag
flag is set,
set,
ABORT
clears the
the flag
flag and reinvokes
reinvokes the handler.
handler.
itit clears
Transactions may perform nontransactional operations for logTransactions
ging, profiling,
profiling, debugging,
debugging, or similar purposes.
purposes. Occasionally these
ging,
com~letion(e.g.
( e"
. ~because
.
thev,acquire
acauire and rebe executed
executed to
to completion
must be
they
lease an
an I/O
110 library
library lock).
lock). For this purpose, RTM makes
makes BEGIN_
BEGINlease
NO-ABORT and
and END_NO_ABORT
END-NO-ABORT available
available to user code.
NO_ABORT
>

.

4.3 Transactions
Transactions Unbounded
Unbounded in
in Time
Time
4.3
To
permit
transactions
of
unbounded
To permit transactions
unbounded duration, RTM must ensure
that software
software transactions
transactions survive
survive a context switch, and that they be
that
aware, on
on wakeup,
wakeup, of any
any significant
significant events
events that transpired while
aware,

9

they were asleep. Toward these ends, RTM requires that the schedof each thread's
thread's transaction descripuler be aware of the location of
tor, and that this descriptor contain, in addition to the information
of whether the transaction is
shown in Figure 66,, (1) an indication of
running in hardware or in software, and (2) for software transacof any object curtions, the transaction pointer and serial number of
rently being cloned.
The scheduler performs the following actions.
of multiple transactions, the sched\. To avoid confusing the state of
1.
uler executes an Abort instruction on every context switch,
thereby clearing both T and A states out of
of the cache. A software transaction can resume execution when rescheduled. A
hardware transaction, on the other hand, is aborted. The scheduler modifies its state so that it will wake up in its abort handler
when rescheduled.

2. As previously noted, interoperability between hardware and
ALoad
software transactions requires that a software transaction A
had
its transaction descriptor, so it will notice immediately ifif
aborted by another transaction. When resuming a software
transaction.
transaction, the scheduler re-Ahads
re-ALoads the descri~tor.
descriptor.
3. A softwaresoftware transaction
transaction may be aborted while'it
while it is asleep. At
preemption time the scheduler notes whether the transaction's
transaction's
if this has
status is currently active. On wakeup it checks to see if
been changed to aborted. If
If so, it modifies the thread's
thread's state so
that it will wake up in its abort handler.

4.
4. A software transaction must ALoad the header of
of any object it
is cloning. On wakeup the scheduler checks to see whether that
object (if any) is still valid (by comparing the current and saved
serial numbers and transaction pointers). If
serial
If not, it arranges for
the thread to wake up in its handler.
handler. If
If so, it re-Ahads
re-ALoads the
header.
header.
These rules suffice to implement unbounded software transactions
that interoperate correctly with (bounded) hardware transactions.

5. Conclusions
Conclusions and Future Work
We have described a transactional memory system, RTM, that uses
hardware to accelerate transactions managed by a software proto-

200615fJ8

col.
col. RTM
RTM is
is 100%
100% source-compatible
source-compatible with the RSTM
R S T M software TM
TM
system,
system, providing
providing users
users with a gentle migration path from
f r o m legacy
machines.
machines. We
We believe this
this style
style of hardware/software
hard warelsoftware hybrid constitutes
stitutes the
the most promising path forward for transactional programming
ming models.
models.
In
RTM
In contrast
contrast to
to previous transactional hardware protocols, RfM

I.
1. requires
requires only
only one
one new bus signal
signal and no
n o hardware consensus
protocol
protocol or
o r extra traffic at
a t commit time.
time.
2.
2. requires,
requires, for
for fast
fast path operation,
operation, that only speculatively written
lines
lines be buffered in the
the cache.
cache.
3.
3. falls
falls back to
to software
software on
o n overflow, or
o r at
a t the direction of the
contention
contention manager,
manager, thereby accommodating transactions of
effectively
effectively unlimited size
size and duration.
4.
4 . allows
allows software
software transactions to interoperate
interoperate with ongoing hardware
ware transactions.
5.
5. supports
supports immediate aborts
aborts of remote transactions, even if their
transactional
transactional state
state has overflowed the cache.
6.
6. permits
permits read-write and write-write sharing,
sharing, when desired by the
software
software protocol.
protocol.
7.
7. permits
permits "leaking"
"leaking" of information from inside aborted transactions,
tions, for
f o r logging,
logging, profiling, debugging,
debugging, and similar purposes.
8.
8. performs
performs contention management entirely in software, enabling
the
the use
use of
of adaptive and application-specific protocols.
We
We are
are currently
currently nearing completion of an RTM
R T M implementaGEMS SIMICS/SPARC-based
SIMICSISPARC-based simulation infrastruction using
using the
the GEMS
tion
ture
[14]. In
In future
future work, we
w e plan to explore a variety of topics,
ture [14].
including
RTM software
software (e.g., word-based); hardincluding other
other styles
styles of RfM
(e.g., directory-based
directory-based protocols); nested transactions; gradual
ware (e.g.,
ware
fall-back
fall-back to
to software,
software, with ongoing use of whatever fits
fits in cache;
context tags
tags for
for simultaneous
simultaneous transactions in separate hardware
context
threads;
threads; and
and realistic real-world applications.
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ABSTRACT
compelling alternative to
Transactional Memory (TM) is a compelling
locks as a general-purpose concurrency control mechanism,
but it is yet unclear whether TM should be implemented as a
software or hardware construct. While hardware approaches
offer higher performance and can be used in conjunction with
flexible
languages/code, software approaches are more flexible
legacy languages/code,
functionality. IIn
and currently offer more functionality.
n this paper, we try
to bridge, in part, the functionality gap between software and
hardware TMs by demonstrating how two software TM ideas
Specifcan be adapted to work in a hardware TM system. Specifefficiently support
ically, we demonstrate: 1)
1) a process to efficiently
transaction waiting - both intentional waiting and waiting
for a conflicting transaction to complete - by de-scheduling
the transacting thread, and 2) the concept of
of pausing and
an
a n implementation of
of compensation to allow non-idempotent
I/O, and access to high contention data within
system calls,
calls, I/O,
a long-running transaction. Both mechanisms can be implemented with minimal extensions to an
a n existing hardware TM
proposal.
-

1. INTRODUCTION
While the industry-wide shift to
t o multi-core processors provides an effective way to exploit increasing transistor density,
sity, it introduces a serious programming challenge into the
mainstream;
mainstream; even expert programmers find it difficult to
write reliable, high-performance parallel programs,
programs, with much
of this difficulty resulting from the available primitives for
for
managing concurrency. The problems with locks, presently
the dominant primitive for
for managing concurrency,
concurrency, are well
documented (e.g.,
(e.g., [24]):
[24]): they don't compose,
compose, they have a
possibility for deadlock, they rely on programmer convenconvention, and they represent a trade-off between simplicity and
concurrency.
concurrency.
Transactional Memory (TM)
(TM) [1,
[I, 8,
8, 9,
9, 10,
10, 11,
11, ?,
?, 18,
18, 22]
221
has been identified as
as a promising alternative
alternative approach for
for
managing concurrency.
concurrency. TM addresses a number of the problems
lems with locks
locks by providing an efficient
efficient implementation
implementation of
atomic blocks
[15],code
code regions that must (appear
(appear to)
to) not be
blocks [15],
interleaved with other execution.
execution. Atomic
Atomic blocks,
blocks. or transtransactions
simplify concurconcuractions as
as the recent literature calls
calls them,
them, simplify
rent programming
programming because, while the programmer must still
still
identify critical
critical sections (where
(where shared state
state is
is not consisconsistent),
tent), they need not be associated with any synchronization
variable.
variable. By using an optimistic
optimistic approach to
t o concurrency
(i.
e., speculate
(i.e.,
speculate independence and rollback on aa conflict),
conflict),
concurrency need only be limited by data dependences,
dependences, leadlead-

performance than fine-grain locking in
ing to even better performance
some cases.
of Transactional Memory, develSince the introduction of
of TM systems has gone in two distinct directions.
opment of
transactional
First, researchers have explored to what degree tiansactional
memory can be implemented efficiently without hardware
support. In this process, these software transactional
transactional memsupport.
(STM) systems have been extended to support addiory (STM)
tional software primitives, further increasing the power of
the programming model. Concurrently, research in hardtransactional memory (HTM)
(HTM) has yielded approaches
ware transactional
that avoid exposing hardware implementation details (e.g.,
(e.g.,
cache size, associativity) tto
o the programmer, but generally
without extending the programming model.
In this paper, we show that a number of the extensions
developed in the context of STMs
STMs can be incorporated into
HTMs, and that doing so can be inexpensive, in that it does
not require significant extensions to existing HTM proposals. In this paper, we focus on the Virtual Transactional
Memory (VTM)
(VTM) proposal from Rajwar et al.
al. [22].
[22]. We provide background about VTM in Section 2, discussing its
salient features
features and how our implementation
im~lementationdiffers
differs from its
original proposal.
We focus on incorporating two STM features.
features. First, in
Section 3, we show how an HTM can cooperate with a software thread scheduler to avoid having transactions busywait for
for long periods of time.
time. This has two applications: 1)
1)
stalling one transaction while it waits for
for a conflicting transaction to
t o commit, and 2) using transactions to intentionally
wait on multiple variables, much in the manner of the Unix
system call select O.
0.We find that the additional required
hardware support is limited to raising exceptions to
t o transfer
control to software under certain transaction conflicts.
Second,
Second, we demonstrate how support for
for non-transactional
actions can be included within transactions
transactions (Section
(Section 4).
4). This
too has two main applications: 1)
1) avoiding contention resulting from
from accessing frequently modified variables within
a long transaction,
transaction, and 2) performing I/0
110 or system calls in
the middle of transactions. The
The only required hardware exextension is
is the ability
ability to
t o pause aa transaction without pausing
the thread's execution,
execution, which requires an
an additional
additional mode
for
for transactions and two new primitives for
for pausing and
unpausing. With transactional pause in place, we
we demonstrate how aa non-idempotent system call,
call, mmapO,
mmap0, can be
supported
supported in aa hardware transaction using a software-only
framework
framework for
for compensating
compensating actions.
actions.
Section 5,
5, we
we discuss
discuss concurrent work to extend HTM's
In Section
with more STM-like features
features before concluding
concluding in Section
Section 6.
6.

a)

XADT
T r
T r
T r
T r

Overflow Count = 4

0><060000
0><060020
0><060044

&xsw1
&xsw1
&xsw1

0><054010

&xsw2

spec. data
spec. data

0><054030

&xsw2
&xsw3

spec. data
spec. dala

b)

spec. data
spec. data

F
T r
T r

0><031740

sec. data

1: Virtual Transactional Memory. a)
a) transaction
transaction read/write
reaqd/write sets are stored in a central XADT; b) VTM transaction
Figure 1:
transaction state
transition
transition diagram.
diagram.

2.

VIRTUAL TRANSACTIONAL MEMORY

While small transactions can be supported by the cache
and coherence protocol, large transactions require spilling
transaction state to memory.
memory. In particular, if we want transactions to survive a context switch, we cannot rely on any
structures related with a particular processor, including thethe,
state, or per-processor in-memory data
cache, coherence state,
structures. Rather,
Rather, the bulk of the transaction state (the
(the
sets) must be held in (virtual)
(virtual) memory where
read and write sets)
it can be observed by any potentially conflicting thread.
thread.
In VTM,
VTM. transaction read and write sets are maintained
in a centralized data structure called the transactional ad(XADT) shown in Figure 1a.
la. This data
dress data table (XADT)
structure is shared by all of the threads within an address
space; for the sake of performance isolation -- the degree
space;
ap
to which the system can prevent the behavior of one application from impacting the performance of others [27,
[27, 28]
281
-- each virtual address space is allocated its own XADT.
Each entry in the XADT stores the address, control state
(valid, read/write),
readlwrite), data,
data, and a pointer to a transactional
(valid,
status word (XSW).
(XSW). Each transacting thread has its own
state. Because
XSW, which holds the transaction's current state.
transaction's XADT
the same XSW is pointed to by all of a transaction's
entries, a transaction can be logically
logically committed or aborted
entries,
with a single update to an XSW.
VTM. a transaction can be in any
anv of seven states,
states. as
In VTM,
lb. When a transaction begins, a trantianshown in Figure 1b.
non-transactional (NonT) to running,
sition is made from non-transactional
active, local (RAL) where the transaction is held in cache,
abort/commit can be handled in hardware with a tranand abort/commit
sition back to NonT. When the transaction's footprint gets
too large, a transition is made to running, active, overflowed
overflowed
(RAO). Upon this transition, the transaction must incre(RAO).
ment the XADT's associated overflow count, which signals
to other potentially conflicting threads that they must probe
the XADT. In order to prevent unnecessary searches of the
XADT, VTM provides the transaction filter (XF),
(XF), a counting Bloom filter that can be checked prior to accessing the
XADT that conservatively indicates when an XADT access
access
unnecessary.
is unnecessary.
state, a transaction's XADT entries may
From the RAO state,
be marked as committed or aborted via transitions to comoverflowed (CAO) and aborted, active, overmitted, active, overflowed
flowed (BAO),
flowed
(BAO), respectively. When the physical commit/abort
commit/abort
has completed,
completed, by removing the related entries from
from the
XADT. the XSW can be transitioned back to NonT and the
XADT,
decremented. The physical commit/abort
commit/abort
overflow counter decremented.

-

can potentially be performed lazily -- handling committed
and aborted XADT entries as they are encountered -- and
in parallel with the thread's further execution (by allocating
XSW).
the thread a new XSW).
If an interrupt, exception, or trap is encountered, a runIf
RAO) is transitioned to the running,
running,
ning transaction (RAL, RAO)
swapped, overflowed
overflowed (RSO)
(RSO) state where it no longer adds to
readlwrite sets. If
If a transaction is aborted
the transaction's read/write
out, it moves to the aborted,
aborted, swapped,
while it is swapped out,
overflowed (BSO)
(BSO) state, and the abort is handled when it is
swapped back in (the BAO state).
state).

2.1
2.1 Simulated Implementation
Our variant of VTM was implemented through extensions
[16]
to the x86 version of the Simics full-system simulator [16]
2.4.18. The primary differdifferand the Linux kernel, version 2.4.18.
al.'s
ence in our implementation from Rajwar et al.
's descrip[22] is that, like LogTM [18],
[18], we use eager versioning:
versioning:
tion [22]
we allow transaction writes to speculatively update memory
values. The VTM hardware
after logging the architected values.
was emulated by a Simics module that monitored memory
traffic and could be controlled by software through new instructions implemented using Simics' magic instruction, a
%bx,%bx)
simulator. Although
nop (xchg %bx,
%bx) recognized by the simulator.
no performance results are included in this paper, we have
subjected our implementation to torture tests meant to expose unhandled race conditions,
conditions, giving us some confidence
confidence
addresses the
that our implementation (and hence this text) addresses
issues.
salient issues.
While VTM could be implemented as an almost entirely
user-mode construct,
construct, doing so would rely on the existence of
user-mode exception handling. Because x86 currently does
not have a user-mode exception handling mechanism, our
exceptions,
implementation uses the existing kernel-mode exceptions,
and much of the software stack associated with VTM is imAlso, our VTM implemented as part of the Linux kernel. Also,
plementation uses locks in its implementation (so that it
doesn't depend on itself), but its critical sections could ex[21].
ploit a technique like speculative lock elision [21].
In keeping with the spirit of VTM, we wanted to minimally impact the execution of processes that are not using
support. To this end we add only two new regtransaction support.
isters that must be set on a context switch, add less than
100
100 bytes of process state,
state, and add two instructions to the
system call path. All other kernel modifications are only
encountered by transacting processes.
The VTM hardware/software interface is embodied by
two main data structures, shown in Figure 2.
2. The global

typedef
typedef struct
s t r u c t global_xact_state_s
global-xact-state-s {
int
overflow_count;
int
overf low-count ;
xadt_entry_t
xadt -entry-t *xadt;
*xadt ;
/************* tthe
h e following
following fields
f i e l d s are
a r e software only ************1
************/
1*************
int
next_transaction_num; /II/ for
int
next-transaction-num;
f o r uniquely numbering LTSSs
LTSSs
spinlock_t
gtss_lock;
spinlock-t
gtss-lock;
/II/ guards the
t h e allocation
a l l o c a t i o n of GTSS
GTSS fields
fields
spinlock_t
xact_waiter_lock;
spinlock-t
xact-waiter-lock;
/II/ guards modification of waiter fields
fields
}1 global_xact_state_t;
global-xact-state-t;
typedef struct
s t r u c t local_xact_state_t
local-xact-state-t {C
xsw_type_t
xsw;
xsw-type-t
int
transaction_num;
int
transaction-num; /II/ for
f o r resolving conflicts
conflicts
x86_reg_chkpt_t
*reg_chkpt;
x86-reg-chkpt-t
*reg-chkpt;
comp_lists_t
*comp_lists;
II discussed in
comp-lists-t
*camp-lists;
//
i n Section 4
/**** the
t h e following
following are
a r e software only fields,
f i e l d s , described in
i n Section 33 ****1
****/
1****
struct
s t r u c t transaction_state_s
transaction-state-s *waiters;
*waiters;
struct
s t r u c t transaction_state_s
t r a n s a c t i o n - s t a t e - s *waiter_chain_prev;
*waiter-chain-prev;
struct
s t r u c t transaction_state_s
transaction-state-s *waiter_chain_next;
*waiter-chain-next;
struct
*task_struct;
s t r u c t ttask_struct
ask-struct
*task-struct ;
} local_xact_state_t;
local-xact-state-t;
Figure 2: Data structures
transactional state segments
structures for the global and local transactional
segments (GTSS
(GTSS and
and LTSS, respectively).

transaction state segment (GTSS) holds the overflow count,
and a pointer to
t o the XADT.
XADT. In addition, our kernel allocates additional state for its own use (also discussed below).
below).
The local transaction state segment (LTSS) holds the XSW,
a transaction priority for resolving conflicts, a pointer to
storage for a register checkpoint, and additional fields
fields discussed in Sections 3 and 4. The kernel allocates one GTSS
per address space (as part of mm_struct)
mm-struct) and LTSSs on a
per thread (or,
(or, in Linux terminology,
terminology, task) basis. Pointers
to
t o these data structures are written into the two registers
(the GTSR and LTSR,
LTSR, respectively) on aa context switch.
To meet our goal of minimally impacting
impzting non-transacting
processes, we delay allocation of data structures until they
are required. Specifically,
Specifically, large structures (e.g.,
(e.g., the XADT)
and per thread structures (e.g.,
(e.g., the LTSS)
LTSS) are allocated on
demand;
demand; if a thread tries to execute a transaction_begin
transaction-begin and
its LTSR holds a NULL, the processor throws an exception
whose handler allocates the LTSS, as well as an XADT if
necessary. The gtss_lock
gtss-lock is used to
t o prevent a race condition
where multiple threads try ttoo allocate XADTs. The only
structure not allocated on demand is the GTSS,
GTSS, because (in
our implementation) even threads that are not transacting
need to
t o monitor the overflow_count
overf low-count field.
field. By allocating the
GTSS at process creation time, we avoid having to notify
other threads (via interprocessor interrupt) that they need
to
t o update their GTSR.
GTSR. Since the GTSS contains only a few
scalars and pointers, it results in a small per-process space
overhead.
For simplicity,
simplicity, all of the small structures (e.g.,
(e.g., GTSS,
GTSS,
LTSS)
LTSS) are allocated ttoo pinned memory (i.e.,
(i.e., not swapped)
swapped)
to
t o avoid unnecessary page faults.
faults. For performance isolation
reasons, large structures (e.g.,
(e.g., the XADT) are allocated in
the process's virtual memory address space. If
If executing
an instruction requires access
access to XADT data not present in
physical memory, the VTM hardware causes the processor
to raise a page fault.
fault. After servicing the page fault -- we
made no modifications to
t o the page fault handling code -the operation can be retried.

3. DE-SCHEDULING
DE-SCHEDULING TRANSACTIONS
TRANSACTIONS
While VTM provides support for swapping out threads

without aborting their running transactions (and continuing their execution on another processor), this support was
intended to handle swapping that results from conventional
system activity (e.g.,
(e.g., timer interrupts). In this section,
section, we
discuss how the VTM system can coordinate with a software
scheduler to support de-scheduling/re-scheduling
de-scheduling/re-schedulingprocesses
based on VTM actions.
actions. We present two cases: first,
first, we
demonstrate how a transaction conflict can be resolved by
de-scheduling one thread until the other thread's transaction either commits or aborts. Second,
Second, we show how Harris et al.'s
a1.k intentional wait primitive retry
r e t r y can be implemented in an HTM like VTM.

3.1 De-scheduling
De-scheduling Threads on a Conflict
A conflict does not necessitate aborting a transaction,
transaction,
an observation made in previous transactional memory sys20] and earlier in database research [23].
tems [18,
[18, 201
[23]. In particular, the conflict is asymmetric:
asymmetric: when two transactions conflict,
flict, one of them (which we call T1)
T I ) already owns the data
(i.
e., it belongs to
(i.e.,
t o the transaction's
transaction's memory footprint) and
the other transaction (T2)
(T2) is requesting the data for a conconflicting access, as shown in Figure 3.
3. By detecting conflicts
eagerly (i.
e., when they occur rather than at transaction
(i.e.,
commit time)
time) we can prevent the conflict from taking place
by stalling transaction T2. For short-lived transactions,
stalling T2
T 2 briefly can allow T1
T 1 to commit (or abort)
abort) at
at
which point T2
T 2 can continue. If
If T1
T I does not commit/abort
commit/abort
quickly,
quickly, we need ttoo resolve the conflict. This conflict can be
(e.g., [12]).
[12]). If
If T2
T 2 is selected as the
resolved in many ways (e.g.,
"winner," then T1
T 1 must be aborted ttoo allow T2 to proceed.
In contrast,
contrast. if T1
T 1 "wins,"
"wins." T2
T 2 can either be aborted or further stalled,
stalled; provided the
thk conflict resolution is repeatable so
as to avoid deadlock.
deadlock.
If
transaction, T2
T I is a long running transaction,
T 2 may be stalled for
If T1
a significant time,
time, unnecessarily occupying a processor core.
core.
This situation corresponds to
t o the case in a conventionally
synchronized critical section where a lock is spinning for a
long time.
time. In this section, we demonstrate how our system
can be extended ttoo allow such stalled transactions to be
de-scheduled until T1
T 1 commits/aborts, in much the same
way that a down on a unavailable semaphore de-schedules aa
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Figure 3:
3: The
T h e asymmetric nature of transaction conflicts. Transaction
Transaction Tl
T1 added the data item D
D to its memory footprint,
footprint, then
transaction T2 tried to access
access that data in a conflicting way.
T3LTSS

T2LTSS

T2 task_struct
BLOCKED

Figure 4:L: The
T h e responsibility for waking up
u p de-scheduled processes is maintained by linking tthe
h e LTSSs. Shaded fields
fields
represent NULL pointers. Each LTSS includes
represer
includes a pointer to the task_struct
task-struct for waking the thread.
thread. In the description that follows,
follows, we describe an operating system-based implementation that uses the traditional
x86 exception model. The same approach could be implemented completely in user-mode, with a user-mode thread
scheduler and user-mode exceptions [25].
[25].
In order to de-schedule a thread on a transaction conflict,
we need ttoo communicate a microarchitectural event up to
the operating system.
system. We implement this communication
by having T2 raise an xact_wait
xact-wait exception,
exception, whose handler
marks T2 as not available for scheduling
scheduline: and calls the scheduler. The only challenging aspect of the implementation is
ensuring that T2 is woken up when T1
T 1 commits or aborts.
aborts.
For T1
T 1 to perform such a wakeup, it needs ttoo know two
things: 1)
1) that such a wakeup is required, and 2) who to
wake up. The first requirement is achieved by setting a bit
(XSW-EXCEPT)
in T1's
(XSWXXCEPT)
T l ' s XSW to indicate that a xact_completion
xact-completion
exception should be raised when the transaction commits or
aborts. The second requirement is achieved by building a
(doubly-) linked list of waiters;
waiters; we use the LTSSs (recall
Figure 2) as nodes ttoo avoid having ttoo allocate/deallocate
memory, as shown in Figure 4.
memory,
4. We also include in the
LTSS
LTSS a pointer to the thread's task_struct,
task-struct, which holds
the thread's scheduling state.
Code for the xact_wait
xact-wait exception handler is shown in Figure 5;
5; we used conventionally synchronized code,
code, but this
would be an ideal use for a (bounded) kernel transaction.
As part of raising the exception, T2's processor writes the
address of T1's
T l l s LTSS to a control register (cr2).
(cr2). A key feafeature is our transferral of the responsibility of waking up T2
T2
from itself ttoo Tl.
T I . In particular, we don't want to
t o transfer
responsibility if T1
T 1 has already committed or aborted.
aborted. By
doing a compare-and-swap on T1's
T l ' s XSW, we can know that
T1
XSW-EXCEPT flag,
T 1 was still running when we set the XSWXXCEPT
flag, and,
and,
therefore, that responsibility has been transferred. Now,
T1
T 1 will except on commit/abort. In the xact_completion
xact-completion
exception handler (not shown),
shown), it acquires the same lock,
ensuring that it will find
find node T2 inserted in its waiter list.

-

The only remammg
remaining race condition is one that can result from T1
T 1 committing and recycling its XSW for another
transaction between the conflict and the xact_wait
xact-wait excepexceDtion executing. This is not a problem in our implementation
that only slowly recycles XSWs. If
If this were a problem, it
could be handled by either having the VTM unit monitor
T1's
T l ' s XSW (via the cache coherence protocol) or by using
sequence numbers, but space limitations preclude a detailed
discussion.

3.2 Implementing
Implementing an Intentional Wait
In their software TM for Haskell, Harris et al.
al. propose a
particularly elegant primitive for waiting for events, called
[9]. The rretry
e t r y primitive enables waiting on multirretry
e t r y [9].
ple conditions, much like the POSIX system call select
s e l e c t or
Win32's WaitForMultipleObjects,
WaitForMult ipleOb j e c t s , but in a manner that
supports composition. Its use is demonstrated by the code
example in Figure 6,
6, which selects a data item from the first
of a collection of work lists that has an available data item.
item.
If
If all of the lists are empty,
empty, then the code reaches the rretry
etry
statement, which conceptually aborts the transaction and
restarts it at the beginning.
However,
However, as Harris et al. rightly point out, "there is no
point to actually re-executing the transaction until at least
one of
of the variables read during the attempted
attempted transaction
is written by another thread." Because the locations read
have already been recorded in the transaction's read set,
set, we
can put the transacting thread to sleep until a conflict is
detected with another executing thread.
Doing so in the context of our VTM implementation requires a modest modification to
t o the described system. SpecifSpecifically,
ically, two pieces of additional functionality are required:
1)
1) aa software primitive is required that allows
allows a transaction to communicate its desire to wait for a conflict,
conflict, and 2)
when another thread aborts a transaction that is waiting,
the conflicting thread must ensure that the waiting thread
is re-scheduled.

asmlinkage
error_code) {(
asmlinkage void xact_wait_except(struct
xact-wait-except(struct pt_regs
pt-regs ** regs, long error-code)
II
/ / puts this
t h i s thread to
t o sleep waiting for
f o r T1
T1 to
t o abort or commit
struct
task_struct
s t r u c t task_struct
task-struct *tsk == current;
current; II
// get pointer to
t o current task-struct
xact_local_state_t
xact-local-state-t *T1,
*TI, *T2,
*T2, *T3;
*T3;
xsw_state_t
xsw-state-t T1_xsw;
Tl-xsw;
__
asm__ ("movl %'l.cr2,
%0" : "=r" (Tt));
--asm--("movl
%%crZ,%O":"=r"
(TI));
T2
tsk->thread.ltsr;
T2 == tsk->thread.ltsr;
tsk->state
t s k - > s t a t e == TASK_UNINTERRUPTIBLE;
TASK-UNINTERRUPTIBLE;

I/ I/
II
//
II
//

get ptr
p t r to
to
get ptr
p t r to
to
deschedule

winner's
(T1) xact sstate
winner's (TI)
tate
our (T2)
(T2) xact sstate
tate
this
t h i s thread

spin_lock(&tsk->mm->context.xact_waiter_lock);
spin-lock(&tsk->mm->context.xact~waiter~lock); /II/ get per address-space
address-space lock
do
do {1
if
i f ((T1_xsw
((Tl-xsw == T1->xsw)
TI->xsw) &
& (XSW_ABORTINGIXSW_COMMITTING))
(XSW-ABORTINGIXSW-COMMITTING)) {( II
/ / already done
spin_unlock(&tsk->mm->context.xact_waiter_lock);
spin-unlock(&tsk->mm->context.xact~waiter~lock);
tsk->state
t s k - > s t a t e == TASK_RUNNING;
TASK-RUNNING;
return;
return;

>

>

}

} while (!compare_and_swap(&T1->xsw,
( ! compare-and-swap (&TI->xsw, T1_xsw,
Tl-xsw , T1_xswIXSW_EXCEPT))
Tl-xsw IXSW-EXCEPT) )
T3
T3 == T1->waiters;
TI->waiters;
T1->waiters
TI->waiters == T2;
T2;
T2->waiter_chain_prev
T2->waiter-chain-prev =
if
i f (T3
(T3 !=
! = NULL)
NULL) {1
T3->waiter_chain_prev
T3->waiter-chain-prev
T2->waiter
chain_next
T2->waiter-chain-next

>

II
//

insert
i n s e r t into
i n t o doubly-linked
doubly-linked llist
ist

T1;
TI;
= T2;
T2;
= T3;
T3;

}

>

spin_unlock(&tsk->mm->context.xact_waiter_lock);
spin~unlock(&tsk->rnm->context.xact~waiter~lock);
scheduleD;
schedule ;

}

Figure
implementation, a per-address space spin lock is
Figure 5:
5: Code
Code for
for de-scheduling aa thread on aa transaction conflict. In this implementation,
used
used to
to ensure
ensure the
the atomicity
atomicity of transferring
transferring to Tl
T1 the responsibility
responsibility for waking up T2.
element
element *get_element_to_process()
*get-element-to-process() {(
TRANSACTION_BEGIN;
TRANSACTION-BEGIN;
for
f o r (int
( i n t ii == 00 ;; ii < NUM_LISTS
NUM-LISTS ;; ++
++ i)
i ) {(
if
i f (list[i]
( l i s t [il .has_element())
.has-element 0 {(
element
element *e
*e = list[i]
l i s t [i].get_element();
.get-element 0 ;
TRANSACTION_END;
TRANSACTION-END;
r e t u r n e;
e;
return

>

}

>

>

}

retry;
retry;

}

Figure
Figure 6:
6: An
An illustrative example demonstrating the
t h e use
of retry. Retry
Retry enables
enables simultaneously
simultaneously waiting
waiting on multiple
multiple conconof
ditions
(multiple lists
lists in this
this case);
case); conceptually,
conceptually, the transaction
ditions (multiple
is aborted
aborted and
and re-executed
re-executed when the retry primitive
primitive is encounencounis
tered.
tered.

Our implementation provides
provides the first primitive with an
Our
instruction that raises aa retry
r e t r y exception. In the exception
instruction
handler (not
(not shown),
shown), the
the process is
is blocked,
blocked, the transachandler
tion's priority is
is set
set to
to aa minimum value (so
(so that it will
tion's
always be
be aborted when
when aa conflict
conflict occurs),
occurs), and it marks
always
its XSW with aa XSW...RETRY
XSWRETRY bit indicating that a conflictits
ing thread is
is responsible
responsible for
for waking
waking up this sleeping
sleeping thread.
ing
As above,
above, aa compare-and-swap is
is used to set this bit, so
As
the software
software knows
knows that the XSW was not already marked
the
as aborted.
aborted. If
If the
the transaction has already been aborted,
aborted,
as
the thread is
is set
set back to
to state
state TASK...RUNNING
TASKRUNNING and the prothe
cess returns from
from the
the exception. Otherwise
Otherwise the handler calls
cess
schedule0 to
to find
find an
an alternate
alternate thread to schedule on this
scheduleD
processor.
processor.

When a thread aborts a transaction with the XSWRETRY
XSW...RETRY
bit set,
set, it completes the current instruction, copies the XSW
address of the aborted thread to a control register
register ((cr2),
cr~),
and raises a retry-wakeup
retry_wakeup exception. This exception hantask_struct field from the aborted transacdler reads the task-struct
try_to_wakeup
tion's LTSS and wakes up the thread using try-to-wakeup
Also, a potential race condition exists that requires adding
transaca check tto
o the code in Figure 5 to verify that the transaction is not waiting on a retrying transaction, before it calls
schedule 0.
scheduleD.

4. PAUSING TRANSACTIONS TO MITIGATE
CONSTRAINTS
In the previous section, we discussed dealing with conflicts
efficiently. In this section, we consider how pausing
efficiently.
pausing a transaction (without pausing the thread's execution) can be used
to avoid conflicts for data elements with high contention,
as well as allow actions with non-memory-like semantics to
be performed within transactions. While a transaction is
paused, its thread is allowed to perform
perform any action, including system calls and 110,
I/O, and its memory operations are
not added to the transaction's footprint. We begin this
section with an illustrative example and conclude with a
collection of dynamic memory allocator-based examples to
demonstrate the benefit and use of
of pausing
pausing transactions.

4.1 A Simple Example: Keeping Statistics
In Figure 7a, we show a transaction that increments a
global counter to maintain statistics. Such code can be
problematic, because transactions
transactions that are otherwise independent may conflict on updates to this statistic. While

a)
a)

...
transaction
transaction {

...
...
++
++ statistic;

}

b)
b)

xacUegin~+~
xact-begin %
t
I 3 (try transaction)
transaction)

+
9f+

xact_pause~--+o-~
xacLunpause
ABORT!

xact-begin
xacLbegin
transactional
transactional

~

~~

~ ~

increment statistic atomically (using
(using CAS)
CAS)
register compensation
compensation action

(perform
(perform compensation)
compensation)
decrement
decrement statistic atomically (using
(using CAS)
CAS)
deallocate
compensation
data
deallocate compensation data
(retry transaction)
transaction)
non-transactional
non-transactional

Figure 7: Incrementing statistics using pausing and compensation when precise intermediate value is not required. a)
a) A
"hot"
"hot" statistic is incremented
incremented within a transaction,
transaction, b) conflicts
conflicts can be avoided by pausing before incrementing
incrementing (using
(using a compare-and-swap)
compare-and-swap)
the statistic and performing compensation
compensation if the transaction aborts.
aborts.
seemingly trivial, such statistics impact the scalability of
existing hardware TMs [5].
[5]. The problem derives from the
fact that the TM is providing a stronger degree of atomicity than the application requires:
requires: while the statistic's final
value should be precise, an approximate value is generally
sufficient while execution is in progress.
We can exploit the reduced requirements for atomicity, by
non-transactionally performing the increment from within
the transaction. Note that this is not an action automatically performed by a compiler, but, rather,
rather, one performed
by a programmer to
t o tune the performance of their code.
In Figure 7b,
7b, we sketch an implementation that pauses the
transaction before performing the counter update, so that
the counter is not added to the transaction's read or write
sets.
sets. To preserve the statistic's integrity, we also register a
compensation action -- to
t o be performed if the transaction
aborts -- that decrements the counter.
counter. Such an implementation achieves the application's desired behavior without
unnecessary conflicts between transactions. An alternative
implementation could just register an action to be performed
after the transaction commits that increments the counter.
counter.
In the next subsection,
subsection, we describe the necessary implementation mechanisms.
mechanisms.

4.2
4.2 Transaction
Transaction Pause Implementation
Implementation
Hardware-wise, implementing the transaction pause is quite
straightforward;
straightforward; it is simply another bit that modifies the
XSW state.
state. We add two new instructions xact_pause
xact-pause and
xact_unpause,
xact-unpause, which set and clear this bit, respectively.
As previously noted,
noted, when a transaction is paused, addresses loaded from or stored to are not added to
t o the transaction's read and write sets (i.e.,
(i. e., no entries are added to
t o the
XADT). Instead concurrency must be managed using other
means (e.g., the use of compare-and-swap instructions to update the statistic).
statistic). Nevertheless, we check for conflicts with
transactions,
just as if we were executing non-transaction
transactions, just
code. The one exception is that we should ignore conflicts
with the thread's own paused transaction. It is not uncommon to want to
t o pass arguments/return
argumentslreturn values between the
transaction and the paused region, and some of these may
be stored in memory.
Furthermore, when the paused
paused region
regi0n stores into aa memory location covered by the transaction's
transaction's write set,
set, clean
semantics dictate that the write should not be undone if

just to remove
the transaction is aborted.
aborted. We would like just
the written region from the transaction's
transaction's write set,
set, but the
granularity at which the write set is tracked may prevent
this. We have implemented this case by causing such stores
to write both to
t o memory and the associated XADT entry,
entry,
so that the write is preserved on an abort.
abort. In many respects,
spects, the semantics of performing writes in paused regions
resemble the previously proposed open commit [19];
[19]; while
pausing is,
is, in some ways,
ways, a weaker primitive than open comcommit (transaction
(transaction semantics are not provided in the paused
region), in other ways it is more powerful (non-memory-like
actions can be performed).
performed). Furthermore, pause is simpler to
to
implement, because support for true nesting, which in turn
implement,
requires supporting multiple speculative versions for a given
data item,
item, is not required.
Because the actions within a paused region will not be
rolled back if the transaction aborts, it may be necessary to
perform some form of compensation [6,
[6, 7,
7, 13,
13, 26]
261 to
t o functionfunctionally undo the effects of a paused region. As such,
such, we allow a
thread to
t o register a data structure that includes pointers for
two linked lists (shown in Figure 8), one for actions to perform upon an abort and another for actions to perform upon
a commit. Each list node includes a pointer ttoo the next list
element, a function
function pointer to
t o call in order ttoo perform the
compensation,
compensation, and an arbitrary amount of datal
data1 (for use by
and interpreted by the compensation function).
function). If
If a transaction aborts, it performs the actions in the abort_actions
abort-actions
list and discards the actions in the commit_actions
commit-actions list. On
a commit, it does the inverse. To ensure that it leaves all
data structures in a consistent state,
state, as
as well as
as has a chance
to register any necessary compensation actions,
actions, we don't
e., restore the register checkpoint) while
handle an abort (i.
(i.e.,
a transaction is paused. Instead,
Instead, the abort is handled when
the transaction is unpaused.
In the proposed implementation compensating actions are
not performed atomically with the transaction.
transaction. While we
have yet ttoo identify a circumstance where this is problematic, an alternative approach would enable the appearance
of atomicity by serializing commit. Logically,
Logically, if we prevent
any other threads from executing during the execution of the
lTo
'TO avoid any dependences
dependences on the context in which the compencompensation action is performed,
performed, we require
require the programmer to encapencapsulate any necessary
the compensation
necessary context information into
intdthe
compensation
action's data structure.

typedef struct comp_lists_s
comp-lists- {
comp_action_t
comp-action-t ·abort_actions;
*abort-a
comp_action_t
comp-actionf ·commiCactions;
*commit-actions
}) comp_lists_t;
comp-listst;

func1

func2

data1a

data2

data1b

typedef struct comp_action_s
comp-action-s {
struct comp_action_s
comp-action-s ·next;
*next;
comp_function_t
-functiont comp_func;
compfunc;
/I data
ata for
for compensation
compensation
}) comp_action_t;
comp-actiont;

typedef void
·ca,, bool
boo1 do_action);
do-action);
void (·comp_function_t)(struct
(*camp-function-t)(struct comp_action_s
com
Figure 8:
8: An architecture for registering compensation actions. Each transactions maintains
maintains lists
lists of actions
actions to perform on a
commit and on an abort. The do_action
do-action argument of comp..function_t
compf unction-t indicates whether the compensation
compensation should be performed or the
comp_action_t
comp-act ion-t should just be deallocated.
deallocated.
compensation code,
code, we provide atomicity while enabling arbitrary non-memory operations in the compensation code.
The implementation need not be quite this strict, as other
transactions can be allowed to execute (but not commit) until they attempt to
t o access data touched by the committing
transaction;
transaction; if the compensation code touches data from another transaction,
transaction, the other transaction must be aborted.
aborted. If
If
strong atomicity [3]
[3] is desired,
desired, non-transactional execution
cannot proceed (as each instruction is logically a committing transaction).
transaction). Because such support for atomic compensation constrains concurrency,
concurrency, it could be designed to
be invoked only when it was required.
From a software engineering perspective, it is desirable to
be able to
t o write a single piece of code that can be called
both from within a transaction (where it registers compensation actions) and from non-transactional code (where no
compensation is required).
required). To this end,
end, the xact_pause
xact-pause instruction returns a value that encodes both: 1)
1) whether a
transaction is running, and 2)
2) whether the transaction was
already paused. By testing this value, the software can dede
termine whether compensating actions should be performed.
Furthermore, by passing this value to the corresponding
xact_unpause
xact-unpause instruction,
instruction, we can handle nested pause regions (without the VTM hardware having to
t o track the nesting depth) by clearing the pause XSW bit only if it was set
by the corresponding xact_pause
~ a c t - ~ a u2 .s e ~ .
Clearly,
Clearly, correctly writing paused regions with compensation can be challenging,
challenging, but they should not have to be
written by most programmers. Instead, functions of this
sort should generally be written by expert programmers
and provided as
a s libraries,
libraries, much like conventional locking
primitives and dynamic memory allocators. In the next section, we demonstrate how a dynamic memory allocator can
be readily implemented using pause and compensation,
compensation, because programs generally do not rely on which memory is
allocated.

4.3 Pausing in Dynamic Memory Allocators
Allocators
Dynamic memory allocation is a staple of most modern
programs and,
and, due ttoo the modular nature of modern software, likely to take place within large transactions. For this
discussion, we will concentrate on CjC++-style
C/C++-style memory allocation, but, as we will see,
see, the motivation for pause goes
beyond these particular languages. While we demonstrate
the fundamental issues in a relatively simple malloc implementation (Doug Lea's malloc, dlmalloc [14]),
[14]), the same
22~A similar idea could be used for xacLbegin
xact-begin to support transactransaction nesting without keeping a nesting depth count.
count.

issues are present even in advanced parallel memory allocators (e.g.,
( e . g . , Hoard [2]).
[2]).
void *X, Y, Z
Z == malloc( ...
. . .);
);
transaction
t r a n s a c t i o n {1
X
malloc( ...
X == malloc(.
. . );
);
free(Z);
f r e e (Z) ;
Y =
= malloc( ...
. . . );
1;
Y
free(X);
free(X) ;
}1

free(Y);

Figure 9: Example transaction that
t h a t includes memory allocation and deallocation.
In Figure 9,
9, we illustrate a short code segment that illustrates the three cases that we have ttoo correctly handle:
handle: 1)
1)
an allocation deallocated within the same transaction (X),
(X),
2) an allocation within a transaction that lives
lives past commit
(Y),
(Y), and 3) an existing allocation that is deallocated within a
transaction (Z).
(Z). In executing this code (and code like it),
it), we
want to
t o ensure two things:
things: 1)
1) we don't want to leak memory
allocated within a transaction (even if an abort occurs),
occurs), and
2) we want to free memory exactly once and not irrevocably so until the transaction commits. As will be seen, by
correctly handling cases 2 and 3, case 1 is handled as well.
Here, we consider two implementations of malloc: the
first is quite straightforward (and merely for illustration),
executing the whole malloc library non-transactionally and
the second where pausing and compensation is only used to
to
deal with the non-idempotent system calls mmap and munmap.
munmap.
In the first implementation, we construct new wrappers
for the functions
functions malloc and free.
f r e e . The wrappers, which
comprise nearly the entire change ttoo the library,
library, are shown
in Figure 10.
10. The malloc wrapper first pauses the transaction, then (non-transactionally)
(non-transactionally) performs the memory allocation. Then, if the code was called from within the transaction, it registers an abort action that will free
f r e e the memory,
preventing a memory leak if the transaction gets aborted.
aborted.
If
If the transaction succeeds,
succeeds, the abort_actions
abort-actions list will be
discarded.
The case of deallocation is complementary. When free
free
is called from within a transaction,
transaction, we do not want to irrevocably free the memory until the transaction commits.
transaction, our wrapper
As such,
such, when executed inside a transaction,
does nothing but register the requested deallocation in the
commit_actions
commit-actions list. If
If the transaction aborts, this list will
be discarded. Only when the transaction commits will the
deallocation actually be performed. Concurrent accesses
accesses to
to
the memory allocator are handled using the library's exist-

void
void *malloc(size_t
*malloc(size-t bytes)
bytes) {
void
void *ret_val;
*ret-val;
int
int pause_state
pause-state == 0;
0;
XACT_PAUSE(pause_state);
XACT-PAUSE(pause-state) ;
ret_val
ret-val == malloc_internal(bytes);
malloc-internal(bytes) ;
if
transaction, register
register compensating
compensating action
if (INSIDE_A_TRANSACTION(pause_state))
(INSIDE-A-TRANSACTION(pause-state)) { II
// if
if in
in aa transaction,
comp_lists_t
comp-lists-t *comp_lists
*camp-lists =
= NULL;
NULL;
XACT_COMP_DATA(comp_lists);
II
to the
the compensation
compensation lists
lists
XACT-COMP-DATA(comp-lists) ;
/ / get
get aa pointer to
free_comp_action_t
*fca =
= (free_comp_action_t
(free-comp-action-t *)malloc_internal(sizeof(free_comp_action_t));
*)malloc~internal(sizeof(free~comp~action~t));
free-comp-action-t *fca
fca->comp_function
fca->camp-function == free_comp_function;
free-comp-function;
fca->ptr
fca->ptr =
= ret_val;
ret-val;
fca->next
comp-lists->abort-actions;
fca->next == comp_lists->abort_actions;
comp_lists->abort_actions
comp-lists->abort-actions =
= (comp_action_t
(comp-action-t *)fca;

>

}

XACT_UNPAUSE(pause_state);
XACT-UNPAUSE(pause-state) ;
return
return ret_val;
ret-val;
}3

void
void free(void* mem)
mem) {1
int
int pause_state
pause-state == 0;
0;
XACT_PAUSE(pause_state);
XACT-PAUSE(pause-state) ;
if
transaction, defer
defer free
free until commit
if (INSIDE_A_TRANSACTION(pause_state))
(INSIDE-A-TRANSACTION(pause-state)) { II
// if
if in
in aa transaction,
comp_lists_t
comp-lists-t *comp_lists
*camp-lists = NULL;
NULL;
XACT_COMP_DATA(comp_lists);
II
pointer to
to the
the compensation
compensation lists
lists
XACT-COMP-DATA(comp-lists);
/ / get
get aa pointer
free-comp-action-t *fca
*fca == (free_comp_action_t
(free-comp-action-t *)malloc_internal(sizeof(free_comp_action_t));
*)malloc~internal(sizeof(free~comp~action~t));
free_comp_action_t
fca->comp_function
fca->camp-function =
= free_comp_function;
free-comp-function;
fca->ptr = mem;
mem;
fca->ptr
comp-lists->commit-actions;
fca->next == comp_lists->commit_actions;
fca->next
comp-lists->commit-actions = (comp_action_t
(comp-action-t *)fca;
comp_lists->commit_actions
}) else
else {
free_internal(mem);
free-internal(mem) ;
}

XACT_UNPAUSE(pause_state);
}

typedef struct
struct free_comp_action_s
free-comp-action-s {
typedef
struct comp_action_s
comp-action-s *next;
*next;
struct
comp-function-t comp_function;
comp-function;
comp_function_t
void *ptr;
*ptr;
void
free-comp-action-t;
}) free_comp_action_t;
free~comp~function(comp~action~t
*ca, int
int do_action)
do-action) {
void free_comp_function(comp_action_t
void
*ca,
if (do_action)
(do-action) {
if
*fca = (free_comp_action_t
(free-comp-action-t *)ca;
free-comp-action-t *fca
free_comp_action_t
free-internal(fca->ptr);
free_internal(fca->ptr);

>

}

>

free-internal(ca) ;
free_internal(ca);

}

Wrappers for
for malloe
malloc and
and free
f r e e that
that perform them non-transactionally.
f malloc
Figure 10:
10: Wrappers
Figure
non-transactionally. The original
original versions o
of
malloe and
f r e e have
have been
been renamed
renamed as
as malloe-internal
malloc-internal and
and free~internal,
f r e e - i n t e r n a l , respectively.
respectively. When executed within a
free
a transaction,
transaction, malloc
malloe registers
registers a
a
f r e e does
egister a
compensationaction
action that
that frees
freesthe
the allocated
allocated block in
in case
case of
of an
an abort,
abort,and free
compensation
does nothing but r
register
a commit
commit action
action that actually
freesthe
thememory.
memory.To
To register
registercompensation
compensationactions,
actions,the
the transaction
transactionmust dynamically
f malloc-internal)
frees
dynamically allocate
allocate memory (note
(note the
the use o
of
malloe_internal)
and insert
insert itit into
into the
the list
list of
of compensation
compensation actions
actions stored
stored in
in the
the LTSS
LTSS (recall
(recall Figure
).
and
Figure 2
2).

ing mutual exclusion primitives.
An alternative implementation executes the bulk of the
memory allocator's code as part of the transaction. In the
common case,
case, the transactional memory system ensures that
memory is not leaked: memory allocated/deallocated by an
aborting transaction is restored by undoing the transaction's
transaction's
stores.
stores. Only when the allocator interacts with the kernel is
there potential for a problem, as kernel activity is not included in the transaction for reasons of performance isolation [28].
1281. Instead,
Instead, the VTM hardware sets the transaction
into a SWAPPED
SWAPPED state during kernel execution, so system call
activity is not rolled back on an abort.
abort. While this is perbrkO
haps not problematic for idempotent system calls like b
rk0
and getpid
mmap
g e t p i d0,
o , it is problematic for m
a p (0,
) , which is not
idempotent.
dlmalloc uses mmapO
m a p 0 to
t o allocate very large chunks (>
(>
256kB) and when sbrk
s b r k00 cannot allocate contiguous chunks.
When mmap
m a p00 is called, the Linux kernel records the allocation (in a vm-area-struct),
vrn_area_struct), in part ttoo guarantee that it
doesn't allocate the memory again.
again. If
If a transaction calling
mmap
0 aborts,
mmap0
aborts, the application will have no recollection of
the allocation, but the kernel will, resulting in memory leak
3
of the virtual address space
.
space3.
To prevent such a leak, we wrap the call to
mmap
to m
a p00 in a
paused region and register a compensation action ttoo munmap ()
0
the region if the transaction is aborted,
aborted, much in the same
spirit as the malloc wrapper in Figure 10.
10. Correspondingly,
calls to munmap that are performed within transactions are
deferred until the transaction commits.
In general, this second approach is likely preferable, because less effort has ttoo be spent registering and disposing
of compensation actions.
actions. The primary drawback of this apa p
proach is that conflicts will result if multiple transactions
try ttoo allocate memory from the same pool, but this problem can be largely mitigated by using a parallel memory
allocator (e.g.,
( e . g . , Hoard
Hoard. [2])
1121) that provides per-thread pools of
free
free memory.

5. RELATED
RELATED WORK
Concurrently with this work,
work, Carlstrom et al.
al. proposed an
implementation of open nesting to
t o handling high-contention
and actions with non-memory-like semantics [17].
[17]. In many
respects, their implementation of abort/commit actions is
similar to
t o ours,
ours, with one noteworthy exception: they guarantee that the abort/commit
abort/commit handlers execute atomically
with the transaction by performing it during the commit
process and preventing other transactions from committing
simultaneously. While this programming abstraction is cleaner,
it can also serialize commit unnecessarily; for example,
example, atomicity is not required in our malloc example.
example. The best of both
worlds may be to
t o support both approaches and allow the
programmer to make the simplicity/performance trade-off
trade-off
themselves.
Also noteworthy in the work, they deride the notion of
a transactional pause primitive as "redundant and dangerous." In contrast, we don't view the two primitives as mutually exclusive, but rather as representing slightly differdifferent trade-offs in software complexity and capability. While
open-nesting provides a cleaner programming interface by
-

errors
errors of this sort in general,
general, we've modified the Linux
kernel to kill unpaused transactions in the system_callO
system-call0 interrupt vector.
vector.
33To
~ avoid
o

eliminating the lock-based concerns of paused regions,
regions, the
fact that both will require compensation code ensures that
neither will be written except by expert programmers. Pausing,
ing, however, unlike open nesting, enables transactions to
to
contain code not written in transactions. We believe that it
is unlikely that transactions will completely replace locks
locks for
reasons of performance isolation (especially with respect to
to
kernel execution [28])
[28]) as well as legacy code. In addition,
addition, because composition of paused regions is handled in software,
we do not have the handle the complexity of supporting arbitrary nesting in hardware, a topic not yet handled by the
literature for hardware support of open nested transactions.
Also, the ATOMOS extensions ttoo Java [4],
[4], work done
concurrently with our implementation, also provide an implementation of rretry.
e t r y . The major differences between the
implementations are two-fold:
two-fold: 1)
1) the ATOMOS implemenprogrammer to explicitly identify the set
tation requires the programmer
of values on which to wait using the "watch" primitive;
requiring explicit identification of the watch set presents
the possibility that a programmer will omit necessary items
and as well as a software maintenance headache, without a
clear need for the enabled selectivity,
selectivity, 2) the ATOMOS implementation requires a processor ttoo be dedicated ttoo serve
as a thread scheduler, a requirement that seems to
t o derive
from the fact that transactions cannot live across context
switches.
switches. In a machine with a conventional virtual memory
system,
system, it seems likely that one scheduler processor would
be required for each virtual address space,
space, and it is unclear
what happens if the composite watch set of many threads
exceeds the size of what can be supported directly by the
transaction hardware.
hardware. In contrast, our implementation supports waiting on the whole existing read set and requires no
dedicated processors due ttoo VTM's existing support of "unbounded" transactions that can survive context switches.
switches.

6. CONCLUSION
With highly-concurrent machines prominently on the mainstream roadmaps of every computer vendor, it is clear that
a program's degree of concurrency will be the primary facfactor affecting its performance. This paper reflects our belief
that the power of transactional memory will not be in how
it performs on applications that have already been parallelized, but in how it enables new applications to be parallelized. In particular,
particular, many applications
applications that have yet ttoo be
parallelized have inherent parallelism, but not of a regular
parallelized
sort that can be expressed with DOALL-type constructs. Instead,
stead, the parallelism is unstructured --requiring significant
effort on the programmer's part to
t o manage the concurrency
using traditional means -- and exists in varying granularities. The key goal of a transactional memory system should
programmer ttoo trivially express the existence
be to allow the programmer
of this potential concurrency at its natural granularity.
A key component of this strategy is providing the programmer with those primitives that facilitate the expression of parallelism. While previous work on hardware transactional memory has shown to
t o support the atomic execution of arbitrarily sized regions of normal code, it has yet
to provide the richness of the interface provided by software transactional memory systems.
systems. This paper attempts to
shrink the functionality gap between software transactional
memory systems and hardware ones, through demonstrating how a hardware TM can interface with a software thread
scheduler and by supporting non-transactional memory ac-

cesses
cesses within
w i t h i n aa transaction
transaction memory
m e m o r y system. Furthermore,
Furthermore,
we
w e show
show that functionally,
functionally, these
t h e s e techniques represent small
extensions
extensions to
t o existing proposals for hardware transactional
memory.
memory.
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Abstract
This paper introduces a mechanism for asserting invariants that are
maintained by a program that uses atomic memory transactions.
The idea is simple: a programmer writes check E where E is an
expression that should be preserved by every atomic update for
the remainder of the program's execution. We have extended STM
Haskell to dynamically evaluate check statements
statements atomically with
the user's updates:
updates: the result is that we can identify precisely which
update is the first one to break an invariant.
invariant.

1.

Introduction

Atomic blocks provide a promising simplification to the problem of
writing concurrent programs [9].
[91. A code block is marked atomic
and the compiler and runtime system ensure that operations within
the block, including function calls, appear atomic. The programmer
no longer needs to worry about manual locking, low-level
low-level race conditions or deadlocks. Atomic blocks are typically built using software transactional
rraitsactiortal memory (STM) which allows a series of memory accesses made via the STM library to be performed atomically.
This approach is sometimes described as being "like A and I"
from ACID database transactions; that is,
is, atomic blocks provide
atomicity and isolation,
isolation, but do not deal explicitly with consistency
consistency
or durability.
durability. This paper attempts
attempts to include "c"
"C" as well, by showing how to define dynamically-checked data invariants
invariants that must
hold when the system is in a consistent state. Specifically,
Specifically, we make
the following contributions:
• We propose a simple but powerful new operation, check E,
where E is an expression that must run without raising an exception after every transaction (Section 3). For example, given
a predicate isSorted
i s s o r t e d to test whether the data in a mutable list is
sorted,
sorted, an invariant check (assert
( a s s e r t (isSorted
( i s s o r t e d 11))
1 1 ) ) would
cause an
a11 error to be issued if any atomic block attempts to
commit with the list 11
11 unsorted. Furthermore,
Furthermore, we can pinpoint
exactly which atomic block attempted to violate the invariant.
invariant.
Using atomic blocks provides us with a key benefit over existing work on dynamically-checked invariants:
invariants: the boundaries
of atomic blocks indicate precisely where invariants must hold.
They may, and often must, be broken within
within transactions, some7).
thing that causes trouble in other systems (Section 7).
Furthermore, the programmer has fine
fine control over the granularity of invariant checking. She may specify coarse-grain invariants on large, global data structures, or fine-grain
fine-grain invariants
invariants
on individual parts of those structures (e.g. Section 3.2).
• A distinctive feature
feature of our work is that we give a complete,
precise (but still
still compact) operational semantics of check in
Section 4, by extending our earlier semantics for STM Haskell.
This semantics gives a precise answer to questions such as:
what happens if the invariant updates the heap, loops, or blocks?

• One might worry that, since invariants can be dynamically
added but never deleted, the system will run slower and slower
as more invariants
invariants are added.
added. In Section 5 we show how to take
advantage of the existing STM transaction logging mechanism
to ensure that (i)
( i ) invariants
invariants are only checked when a variable
read by the invariant is written by a transaction, and (ii)
( i i ) invariinvariants are garbage-collected entirely
entireiYwhen the data structures they
watch are dead. These properties are the key to scalability.
scalability.
• In Section 6 we show how the operations supported by our
invariants
invaliants can be extended to express conditions relating pairs
just
of program states ("XYZ is never decreased"), rather than just
inspecting the current state ("XYZ is never zero").
The idea of combining data invariants with transactions is not new
-- indeed, the POSTQUEL query language from 1986
1986 included a
similar command that could be used to describe kinds of transaction
1241. Section 77
that could not be committed against a database [24].
discusses related work in that
field, along with other work on
thatfield,
incorporating invariants into programming languages.
We present our design in the context of STM Haskell [10]
[lo] because this setting allows us to bring out the key issues in particularly crisp form.
form. Everything we describe is fully implemented in
the Glasgow Haskell Compiler, GHC,
GHC, and will shortly be publicly
available at the GHC home page. However,
However, we believe that the
ideas of the paper could readily be applied in other languages, as
we discuss in Section 8.
8.

2. Background:
Background: STM Haskell
Our prototype is based on STM Haskell [10],
1101, summarized in Figure 1.
1. In this section we briefly review the language for the benefit
of readers not already familiar with it.
STM Haskell is itself built on Concurrent Haskell [201
[20] which
extends Haskell
98, a pure, lazy,
Haskell98,
lazy, functional programming language.
It provides explicitly-forked threads, and abstractions for communicating between them. These constructs naturally involve side effects which are accommodated in the otherwise-pure language a
monads [25].
this: a value of
mechanism called nzonads
1251. The key idea is this:
I0 a is an "I/O
"110 action" that, when performed may do some
type IO
input/output
inputloutput before yielding a value of type a. For example, the
functions
putChar and getChar
functions putchar
getchar have types:
types:
putChar
p u t c h a r ::
: : Char -> 10
I0 ()
getChar
g e t c h a r ::
: : 10
I0 Char
That is, putchar
putChar takes a Char and delivers an I/O
I10 action that,
when performed, prints the string on the standard output; while
getChar
g e t c h a r is an action that, when performed, reads a character from
the console and delivers it as the result of the action. A complete
110 action called main; executing the
program must define an 1/0
program means performing that action.

--- The STM
STM monad itself
itself
data
d a t a STM
STM a
i n s t a n c e Monad STM
STM
instance

example:
For example:
main : : 10
I0 0
0
main::
= putchar
'x'
main =
putChar 'x'
I10 actions can be glued together by a monadic bind combinator.
combinator.
I/O
Csugar, allowing a CThis is normally used through some syntactic sugar,
like syntax. Here, for example, is a complete program that reads a
twice:
character and then prints it twice:
= do { c <<- getChar;
g e t c h a r ; putchar
c ; putchar
main =
putChar c;
putChar c })

Threads in STM Haskell communicate by reading and writing
transactional variables, or TVars. The operations on TVars are as
transactional
follows:
follows:

d a t a TVar
data
newTVar
readTVar
writeTVar

a
..
: : a -)
->
: : TVar
: : TVar

STM
STM (TVar a)
a)
a -)
-> STM
STM a
a -)
-> a -)
-> STM
STM ()
0

-- Exceptions
-: : Exception ->
-> STM
STM a
throw ..
: : STM
STM a ->
-> (Exception->STM a)
a ) ->
-> STM
STM a
c a t c h ::
catch

-- Running STM
STM computations
-STM a ->
-> 10
I0 a
atomic : : STM
STM a
r e t r y :..: STM
retry
o r E l s e : : STM
STM a ->
-> STM
STM a ->
-> STM
STM a
orElse
T r a n s a c t i o n a l variables
variables
-- Transactional
d a t a TVar a
data
: : a ->
-> STM
STM (TVar a)
a)
newTVar
..
-> STM
STM a
readTVar :..: TVar a ->
writeTVar ..
: : TVar a ->
-> aa ->
-> STM
STM ()
0

1. The language level interface to transactional memory in
Figure 1.
STM Haskell

STM monad, which supports
All these operations make use of the STM
a carefully-designed set of transactional operations, including alloallocating, reading and writing transactional
transactional variables. The readTVar
and writeTVar operations both return STM actions, but Haskell
allows us to use the same do {C....
. .)} syntax to compose STM actions as we did for I/O
I10 actions. These STM actions remain tentative
execution: in order to expose an STM action to the rest
during their execution:
of the system, it can be passed to a function atomic, with type:
type:
atomic ::
: : STM
STM a -)
-> 10
I0 a

STM a, and delivers
delivers an I/O
I10
It takes a memory transaction, of type STM
action that, when performed, runs the transaction atomically with
say:
respect to all other memory transactions. One might say:

.

= do {
C ...
. . . ;; atomic (writeTVar rr 3);
3) ; ...
. . }1
main =

Operationally, atomic takes the tentative updates and actually apOperationally,
plies them to the TVars involved, thereby making these effects visible to other transactions.
transactions. The atomic function and all of the STMtyped operations are built over the software transactional memory. This deals with maintaining a per-thread transaction log that
ory.
records the tentative accesses made to TVars. When atomic is invoked the STM checks that the logged accesses are valid -- i.e. no
concurrent transaction has committed conflicting updates. If the log
is valid then the STM commits it atomically to the heap. Otherwise
the memory transaction is re-executed with a fresh log.
Splitting the world into STM actions and I/O
I10 actions provides
guarantees: (i)
(i) only STM actions and pure computatwo valuable guarantees:
tion can be performed inside a memory transaction;
trai~saction;in particular
110 actions cannot; (ii) no STM actions can be performed outside a
I/O
transaction, so the programmer cannot accidentally read or write a
TVar without the protection of atomic. Of course, one can always
write atomic (readTVar v) to read a TVar in a trivial
trivial transaction, but the call to atomic cannot be omitted.
As an example, this procedure atomically increments a TVar:
TVar:
incT ::
: : TVar 1nt
I n t -)
-> 10
I 0 ()
0
incT v =
= atomic (do x <<- readTVar v
writeTVar v (x+i))
(x+l))
The implementation guarantees that the body of a call to atomic
runs atomically with respect to every other thread; for example,
there is no possibility that another thread can appear to read v
between the readTVar and writeTVar of incT.
Although less relevant to our current paper, STM Haskell also
provides facilities for composable
provides
co~nposableblocking.
blocking. The first construct is a
retry
operation:
r e t r y operation:

retry
r e t r y ::
: : STM
STM a

r e t r y is to abort the current atomic transaction,
The semantics of retry
transactional variables it read from
and re-run it after one of the transactional
has been updated. For example, here is a procedure decT that
decrements a TVar, but blocks if the variable is already zero:
dec ::
: : TVar 1nt
I n t -)
-> STM
STM ()
0
= do x <<- readTVar v
dec v =
if
i f x ==
== 0
t h e n retry
retry
then
else
e l s e writeTVar v (x-i)
(x-1)
decT ::
: : TVar 1nt
I n t -)
-> 10
10 ()
0
= atomic (dec v)
decT v =

Finally, the infix orElse
o r E l s e function allows two transactions to be
Finally,
tried in sequence: (s
( s il 'orElse'
' o r E l s e ' s2)
s 2 ) first
first attempts s i;
l ; if that
r e t r y , then s2
s 2 is tried instead; if that retries as well, then
calls retry,
the entire call to orElse
o r E l s e retries. For example, this procedure will
v l unless vi
v l is already zero, in which case it will
decrement vi
decrement v2 instead.
instead. If both are zero, the thread will block:
block:
decPair
d e c P a i r ..
: : TVar 1nt
I n t -)
-> TVar 1nt
I n t -)
-> 10
I 0 ()
0
d e c P a i r vi
v l v2 =
= atomic (dec vi
v l 'orElse'
' o r E l s e ' dec v2)
decPair
In addition, the STM code needs no modifications at all to be robust to exceptions. The semantics of atomic is that if the transaction fails with an exception, then no globally
globally visible state change
made.
whatsoever is made.
Note that since our original paper on STM Haskell [10],
[lo], we
'STM a' might, more clearly,
clearly, be called
realized that the type 'STM
'Atomic a' and that the function atomic could be renamed
'perform'.
'perform'. The new names would make it clearer that operations
such as readTVar and writeTVar are individual atomic actions
that are combined monadically to form larger compound atomic
actions, and also that perform is used only when actually making sllch
such a compound action visible to concurrent threads (rather
than being necessary at every level when calling one transactional
function from another). For consistency we are sticking with the
published names, but mention the alternatives in case they help
readers unfamiliar with the language.

3. The main idea
The main idea of the paper is to introduce a single new primitive

check ::
: : STM
STM a ->
-> STM
STM ()
0
Informally, check takes an STM computation that tests an invariant
and, in addition,
addition, adds it to a global set of such invariants.
invariants. At the end
of every user transaction, every invariant in the global
global set must be
satisfied if the user transaction is to be allowed to commit. If any
invariant fails, indicated by throwing an exception, then the user
transaction is rolled back and the exception propagates.
Since invariant checks are run repeatedly, and in an unspecified
unspecified
order, it is clearly desirable that they do not perform side effects or
inpuUoutput.
input/output. Our design partly offers this guarantee by construcconstruction: since the argument to check is an STM
STM computation, the type
system guarantees that it performs no inpuUoutput.
input/output. Of course, as
an STM
STM computation,
computation, it can call writeTVar to attempt to update
transactional memory -- or, indeed, it can attempt any of the other
actions in the STM
STM monad. To avoid this kind of side-effect we use a
fresh nested transaction to check each invariant and then roll-back
roll-back
this transaction
traruactiotl whether or not the invdriant
irzvariarzt succeeds. We give a
fully-precise specification in Section 4,
4, but first we discuss our design informally in the rest of this section.
section.
In this section we introduce a number of examples showing
how invariants can be defined. In many
inany of our examples we use
simple data structures built from TVars holding integer values. In
Haskell, as in other languages,
languages, these examples could be written
more generally to act across multiple types; we stick to integers
for simplicity rather than due to limitations in the design or the
implementation.
implementation. For simplicity we also stick with straightforward
imperative data structures.

3.1 Example 1:
1: range-limited
range-limited TVars
Consider the following example in which the type LimitedTVar
holds a range-limited integer value. The function newLimitedTVar
newLimitedTVar
constructs a LimitedTVar with a specified limit. incLimitedTVar
incLimitedTVar
attempts to increment the value:
value:
ttype
y p e LimitedTVar == TVar Int
Int
newLimitedTVar ::
: : Int
I n t ->
-> STM
STM LimitedTVar
newLimitedTVar lim
lim =
=
do { tv
t v <<- newTVar 00
; check (do { val
v a l <<- readTVar tv
tv
; assert
a s s e r t (val
( v a l <= lim)
l i m ) })
3)
; rreturn
e t u r n tv
t v })

incLimitedTVar ::
: : Int
I n t ->
-> LimitedTVar ->
-> STM
STM ()
0
incLimitedTVar delta
d e l t a tv
tv
=
= do {
C val
v a l <<- readTVar tv
tv
;; writeTVar tv
t v (val+delta)
( v a l + d e l t a ) }3
A key point is that the invariant is associated with the creation of
the LimitedTVar, and not with its (perhaps diverse) llses.
Lues. A programmer therefore can be confident that every
will
every LimitedTVar will
always obey its invariant,
invariant, rather than wondering whether perhaps
one errant use has fallen
fallen though the net.
net. The second key point is
that the invariant is checked only at the end of (every)
(every) transaction;
the invariant may temporarily be broken during a transaction. For
example, a particular transaction may increase the variable beyond
its limit provided that the same transaction decreases it again before
the transaction ends. It is not useful, for example, to test the invariinvariant every time the variable is written. Finally,
Finally, it is worth noting that
the invariant is a first-class
first-class closure;
closure; for instance it has a free
free variable lim
l i m that is not recorded in the LimitedTVar data structure at
all.
An invariant may of course describe a relationship between
mutable variables. For example, a limited TVar with a mutable limit
might be described thus:
thus:

data
d a t a LimitedTVarM
Limit edTVarM
=
= LTV {val::
{ v a l : : TVar Int,
I n t , limit
l i m i t ::
: : TVar Int
I n t })

Now the invariant-check would read both the vval
a l and limit
limit
TVars, and compare them, failing if they do not stand in the desired relationship.

3.2 Example 2:
2: a sorted list
Our second example illustrates the trade-offs involved in expressing the same invariant in different ways.
ways. Consider the following
definition of a singly linked list of integers:
data
d a t a ListNode
=
= ListNode {val
{ v a l ::
:: TVar Int.
Int,
next
: : TVar (Maybe ListNode) })
n e x t ::
Each ListNode holds a TVar Int
I n t which we will call the node's
value,
value, and a reference to a Maybe ListNode which we will call
node. In Haskell, the type Maybe ListNode is essentially
the next node.
a null
able reference to a ListNode -- its value is either Nothing
nullable
(null),
(null), or Just
J u s t 11
11 (a reference to 11).
11). A Nothing next
rlest node
indicates the end of the list.
If a list is to be held in sorted order then, informally, an invariant for all nodes could be "the next node is either null, or the
next node's value is larger than this node's value". This could be
expressed as:
as:
validNode ::
: : ListNode -> STM
STM ()
0
--- Throws exception
e x c e p t i o n for
f o r invalid
i n v a l i d node
validNode ListNode { v
val
a l == v_val.
v - v a l , next
n e x t = v_next}
v-next )
=
= do { next_node
next-node <<- readTVar v_next
v-next
next_node of
; case
c a s e next-node
-- C1
C1
Nothing ->
-> return
r e t u r n ()
0
ListNode {C val
v_next_val }) ->
val =
= v-next-val
->
do { this_val
t h i s - v a l <<- readTVar v_val
v-val
; next_val
n e x t - v a l <<- readTVar v_next_val
v-next-val
; assert
a s s e r t (this_val
( t h i s - v a l <= next_val)
n e x t - v a l ) })
})

Case statement C1
C 1 examines the contents of v_next:
v-next: if it holds
Nothing, then the invariant holds and we simply return; otherwise,
otherwise,
the value fields
fields of the two nodes are read and compared.
As with the first example, we could integrate this invariant with
a functi
on that constructs Iilist
st nodes:
nodes:
function
newListNode ::
: : Int
I n t ->
-> STM
STM ListNode
newListNode v
val
al
=
= do {v_val
C v-val <<- newTVar val
val
; v_next
v-next <<- newTVar Nothing
; let
l e t rresult
esult =
= ListNode { val
val =
= v_val.
v-val,
next
v-next })
n e x t == v_next
; check (validNode result)
result)
; return
r e t u r n result
r e s u l t })
This approach is effective if all ListNodes should
should occur in sorted
lists.
lists. But perhaps some lists are sorted, and some are not -- what
then? In such cases the invariant could perhaps be expressed better
as a property of a larger data structures:
validList
v a l i d L i s t ::
: : ListNode -> STM
STM ()
0
validList
v a l i d L i s t In~(ListNode
lnO(ListNode { next
next =
= v_next
v-next })
))
=
= do {C rr <<- validNode In
In
-- Check first
f i r s t node
; next_val
n e x t - v a l <<- readTVar v_next
v-next
next_val
; case
case n
e x t - v a l of
Nothing ->
-> return
r e t u r n ()
0
Just
J u s t In'
I n ' ->
-> validList
v a l i d L i s t In'
I n J })
The code instantiating the list can now assert that validList
v a l i d L i s t is
always true,
true, rather than expressing a per-node invariant.
invariant.

The choice between these two approaches is largely a matter of
taste and engineering. This example lets us raise two more issues
beyond those already highlighted: (i)
( i ) using per-node invariants
enables more precise error reports ("node XYZ is out of order",
( i i ) in our
versus "something in list ABC is out of order"), and (ii)
implementation, per-node invariants may perform better: if the list
is updated then only invariants in the vicinity of the update are rechecked, rather than the whole list being scanned.

3.3 Example 3: invariants over state pairs
carznot be
Our third example illustrates a kind of invariants which cannot
expressed in STM Haskell. Suppose that we wish to create a non
allowed to
decreasing TVar, holding an integer value that is never allowed
decreasing
be decreased by a transaction. We might attempt such a definition
as follows:
follows:
newNonDecreasingTVar ::
: : lnt
I n t ->
-> 8TM
STM (TVar lnt)
Int)
val
newNonDecreasingTVar val
=
= do {
( rr <<- newTVar val
val
; p <<- newTVar val
val
; check (do {( c_val
c-val <<- readTVar rr
p_val <; p-val
<- readTVar p
; assert
a s s e r t (p_val
(p-val <=
<= c_val)
c-val)
pc_val
; writeTVar p
c-val --- W1
})
1)
;; return
r e t u r n r;
r;
}1

The intention here is that rr refers to the TVar holding the nonr ' s previous value, and that the
decreasing value, that p refers to r's
value.
check ensures that the previous value is less than the current value.
Unfortunately this will not work -- the write at W1 that is responsible
for recording the previous value will be rolled back each time the
invariant is checked.
This example might make it appear tempting to allow some
limited kind of updates to be made within invariant checks; there
are many ways that the state modified by these updates could be
kept distinct from the state visible to the application through its
own TVars.
Leaving aside the question of exactly how updates are carried
camed
from one invariant check to another, retaining any kind of update
semantically. This is because running
runnirzg an invariant
is problematic semantically.
check is no longer an idempotent
idempoterzt operation.
operation. For instance, consider
the following example in which the invariant check maintains a
10:
counter, failing when the counter reaches 10:
timebomb ::
: : 8TM
STM ()
0
t imebomb
timebomb
=
= do {
( C
c <<- newTVar 00
;; check (do {( c_val
c-val <<- readTVar c
;; writeTVar c (c_val
(c-val + 1)
1)
;; assert
a s s e r t (c_val
(c-val < 10)
10)
})
1)
}1

What should this mean? Must the check be performed on every
transaction (failing when exactly 10
10 have been committed)? May
the invariant be checked multiple times on every transaction -after all, the invariant updates a TVar (c) that it itself depends
on. Conversely,
Conversely, is it permitted to elide checking this invariant at
all -- after all,
all, it is not associated with any data reachable by the
application?
If such a definition is to be allowed then the only reasonable
approach semantically would seem to be to execute it until it either
fails
fails or reaches a fixed point. This is not an attractive proposition
in terms of performance and so we do not
provide any support
supportfor
notprovide
for
maintaining updates
from one invariant check to another.
updatesfrom
another.

6 , we can extend
Having said that, as we return to in Section 6,
our system to support invariants such as newNonDecreasingTVar
without allowing problems of the kind raised by timebomb.

4: invariants
invariants as guards
3.4 Example 4:
final example illustrates a facet of our design on which we
Our final
would particularly welcome feedback: what happens when an invariant blocks? Recall that in STM Haskell, blocking is expressed
r e t r y statement being executed inside an atomic block.
block. SeSeby a retry
mantically, this aborts the block and re-executes it from the start,
although the implementation delays this re-execution until one of
the TVars read by the block has been updated (without such an
r e t r y again,
again, spinning uselessly).
update the block would simply retry
Suppose that we define a variant of the LimitedTVar type from
3.1 which blocks instead of failing (aside from naming,
Section 3.1
differences are highlighted in black):
ne57El ockingTVar ::
: : Tnt
T n t ->
-> 3T1\1
ST14 LimitedTVar
1,i~itedTVnr
ne'7B1ockingTVar
lix =
=
newElockingTVar lim
newBlockingTVar
cio { ~v-11n <i-newTVar 0
0
do
; always { val
lral <<- readTVar
readTVat- vv-rin
;; if
i f (val
( v a l <=
<= lim)
t h e n return
return 0
0
then
else
e l s e retry
r e t r y }1
; return
r e t u r n v_n
v-n }1
10, and then
The following atomic blocks create a TVar limited to 10,
20:
attempt to exceed that limit by incrementing it from 0 to 20:

<- atomic {( newBlockingTVar 10
10 }1 -- A1
xs <-- intervening
i n t e r v e n i n g code elided
elided
-atomic {( incBlockingTVar 20
20 xs}
xs 1 -- A2
What should this mean? One option is that it should simply be
r e t r y when
forbidden. An alternative option is that executing retry
r e t r y within
checking an invariant is exactly the same as executing retry
the block being checked: A2 will block until the increment can
succeed without breaching the limit (perhaps because of work done
by a concurrent thread forked elsewhere).
Our current semantics and implementation follow the latter
alternative. As we discuss in the next section it is debatable whether
however, it is reminiscent of how the
this is the best choice here; however,
SCOOP concurrency extensions for Eiffel interpret method pre121).
conditions as blocking guard conditions [21J.

3.5 Design choices
decisions taken
The preceding examples illustrated a number of decisions
in the design of check. The first
first four of these are genuine design
decisions on which we have selected one particular option based on
the intuition gained from our examples:
[DI]
granularity at which invariants are checked coincides
[Dl]The
The granularity
transaction boundaries.
boundaries. This follows many designs for database
with transaction
invariants and, of course, it is necessary to allow such as "all entries
in list L1
L1 must also be in list L2" to be broken inside transactions
other.
that must update one list and then the other.
[D2]
passed to check.
[DZ]An invariant must succeed both when it is passed
nrzd also when the transaction
transactiorz proposing
committed. Our deand
proposing it is committed.
sign follows that of many of the database systems in Section 7.2.
Although the decision that invariants must succeed when passed to
check is debatable,
debatable, it is essential that any new invariants succeed
tiansaction proposing them. This allows future
future
at the end of the transaction
invariant failures to be correctly identify the offending transaction.
[D3]
junction is an 8TM
[D3]The
The check function
STM action, and so it can be comcornposed
STM actions in an atomic block.
block. An early design
posed with other 8TM
I 0 action,
action, so that it could not be used within
had check as an IO

atomic blocks. Our examples illustrate
illuskate the benefit of having check
be an STM
STM action: it can be encapsulated in STM-typed constructor
functions.
functions.

-- Phantom types for
for different kinds of 8TM
STM action
data ReadOnly
data Full

[D4] The
passed to check is itself
The closure passed
itself an STM
STM action:
action: it proceeds by reading directly
from the TVars the the invariant depends
directlyfror7z
on.
on. This allows an invariant to re-use existing STM functions that
may form part of the program logic.

-- The 8TM
STM monad distinguishing between kinds
-- of 8TM
STM action
data 8TM
STM ee aa
instance Monad (8TM
(STM e)
e)
-- Exceptions
throw :..: Exception ->
-> 8TM
STM ee a
catch ::
: : 8TM
STM e a -> (Exception->8TM
(Exception->STM ee a)
a) ->
-> 8TM
STM e a

However,
However, beyond these basic decisions, there are a number of cases
where clear guidance does not follow from simple examples. To a
large extent these are cases that a 'well behaved' invariant should
not exercise:
just reading them,
exercise: what if it updates TVars rather than just
what if it loops, or what if it calls rretry,
o r E l s e , or even check?
e t r y , orElse,
We have explored two points in this design space. The first,
first,
in Section 3.6, is the one followed by our implementation and by
Section 4's
4's operational semantics. In this design we do not restrict
the kinds of STM action that can be composed to form an invariant;
instead we use nested transactions and roll-back to limit the kinds
of side effect that can leak out from a badly behaved invariant.
invariant. The
second design, in Section 3.7 shows how we can use the Haskell
type system to statically restrict invariants to only reading from
TVars and performing pure computation.

3.6

--- Transactional variables
data TVar aa
..
newTVar
: : a ->
-> 8TM
STM Full (TVar
(TVar a)
a)
readTVar ..
: : TVar aa ->
-> 8TM
STM ee a
writeTVar : : TVar aa ->
-> a ->
-> 8TM
STM Full ()
-- Invariants
check ::
: : 8TM
STM ReadOnly a ->
-> 8TM
STM Full ()
()

Unrestricted
Unrestricted invariant~
invariants

Our first
first approach is to perfOlID
perfo~meach invariant check in a nested
transaction, and to roll back this nested transaction whether or
not the invariant succeeds. This means that the invariant can use
TVars internally without being able to affect the application's data
structures.
This approach leads to the following behavior for 'badly behaved'invariants:
haved' invariants:
[D5] Ifan
If an invariant does not terminate at the end of
of a transaction
then the transaction does not terminate.
terrnirtate.
[D6] An invariant
invariartt may update TVars within its own execution.
exec~rtion.
[D7] Ifan invariant evaluates to rretry
e t r y then the user transaction is
aborted and re-executed (potentially
(potentially after
afrer blocking
blockirtg until it is worth
re-executing
re-executing it).
it).
[DB]
statement, then the new
[D8] lf
If an invariant
irzvariant executes a check statement,
invariant is checked at that point, but is not retained by the systern.
system.
Some of these design choices are open for debate. Two particular
examples
exalnples are the use of rretry
e t r y within invariants and the use of ordinary (Le.
(i.e. catchable) exceptions to indicate failures.
failures. Our example
from Section 3.4 illustrates how an invariant incorporating retry
retry
can remove the need to repeat a guard condition across multiple
atomic blocks.
We are somewhat uneasy with this kind of use. This is because
it requires invariants to be checked at run-time: this is at odds with
the intuition that testing could be disabled once a program appears
to run without violations.

3.7

-- Running 8TM
STM computations
atomic ..
: : 8TM
STM Full aa ->
-> 10
I0 aa
retry ..
: : 8TM
STM Full aa
orElse ..
: : 8TM
STM Full aa ->
-> 8TM
STM Full a ->
-> 8TM
STM Full a

Restricted
Restricted invariants

An alternative to the unrestricted
urtrestricted invariants
irtvariartts of Section 3.6 is to
limit invariants
invaliants to only reading from
froin TVars. Doing so means that invariants cannot have side effects on TVars, or call retry,
r e t r y , orElse,
or check.
This kind of restriction can be elegantly integrated with the interface to transactional
transactio~lalmemory in STM Haskell. Figure 2 shows
how. The STM type constructor gets an extra type argument, e, that
characterises the effets in the computation. Specifically, a computation of type STM
STM ReadOnly tt performs only read effects, while
one of type STM
STM Full
F u l l tt has arbitrary STM effects. The types

Figure 2. The language level interface to transactional
transactional memory in
STM Haskell, distinguishing between actions that can perform any
STM action ("STM Full")
Full") and those that can only read from TVars
("STM ReadOnly").

phantom types;
ReadOnly and Full
so-calledphantorn
types; they have no data
F u l l are so-called
contructors and no values.
The functions writeTVar, retry,
r e t r y , and orElse
o r E l s e in Figure 2
all return Full
F u l l computations. In contrast, readTVar is polymorphic in e, and hence can be used in both ReadOnly and Full
Full
contexts. The operations return,
r e t u r n , (»=),
(>>=), catch, and throw are
all similarly polymorphic, and hence are usable in both contexts. The key funcion in Figure 2 is check: it takes a ReadOnly
computation and returns a Full
F u l l computation. So, for example,
check (readTVar x) is well-typed, while check (retry)
( r e t r y ) or
check (writeTVar x v) is not.
This design has its attractions: read-only invariants
invariants may be more
amenable to static verification.
verification, and the implementation
irn~lementationdoes not
restriceffecis. Conversely,
Conversely, restiicneed to track and roll-back their side effects.
tions limit the kinds of existing function
function that can be used in inW a r s are prohibited,
variants -- any algorithms that internally use TVars
even if they do not clash with those used by the application. Furstill loop endlessly, it is
thermore, since executable invariants can still
not the case that check statements can be safely removed from an
application once it runs without invariant failures.
failures.

4.

Operational semantics
semantics

So far our discussion in Section 3 has been informal. It is hard to
be sure that such descriptions cover all the combinations of these
1
functions
, so in this section we extend the formal,
functions that might arise
arise',
formal,
operational semantics of STM Haskell [10J
1101 to include the check
primitive. We follow the design for unrestricted
urtrestricted invariants from
Section 3.6.
Figure 3 gives the syntax of a fragment of STM Haskell. Terms
and values are entirely conventional, except that we treat the application of monadic combinators, such as return
r e t u r n and catch, as
-

prototype implementa' As an example,
example, even though we had completed a prototype
implementa-

I

tion, the case of executing one invariant
invariant that proposes a second invariant is
something
these semantics.
something we did not anticipate
anticipate until writing
writhithese
semantics.
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standard, and we omit it here,
here. Rule BIND implements
entirely standard,
sequential composition in the monad. The rules THROW,
THROW, CATCH]
CATCH1
and CATCH2
CATCH2 implement exceptions in the standard way. All of
I 0 transitions and
these rules are, as we shall see, used both for 10
STM transitions, which is why we keep them in a separate group.
Ignoring the additions for check, rules ARET and ATHROW
define
define the semantics of atomic blocks that return a value ARET,
ATHROW. In each case the main idea is
or that throw an exception ATHROW.
"=+" STM transitions is to package
that the only way of performing ",*"
up the transitions for an entire atomic block and encapsulate them
in a single "---+"
"+"10
I 0 transition; this is how atomicity is reflected
reflected in
the rules.
AnSTMtransitionhastheformM;O,A,R
An
STM transition has the form M; 8, b., n =+ N;O1,A',R1.
N; 8', b.', n'.
It defines
defines a transition within a single thread from state M to N.
N.
R holds the invariants
invariants
Once again, 8O is the state of the heap and n
4.2.
that we return to in Section 4.2,
(A) is more subtle: it records the allocation
The role of delta (b.)
effects
transition. For instance, rules READ, WRITE and
effects of the transition,
NEW are concerned with primitive accesses to TVars and their
(Q(r) in READ),
READ),
main effect is to return a value from the heap (8(r)
or to update the heap (e[r
(Q[r f-t
H M]
MI in WRITE). However,
However, notice
b...
that as well as adding a new mapping to 8,
O, NEW also adds it to A
The reason for tracking allocation effects is the design choice
that ATHROW rolls back the heap updates that a transaction makes
when it terminates by an exception, but that it continues propagating the exception that caused the roll back. This exception may
contain references to TVars that were allocated within the transaction and so we must retain these allocations if we are not to introduce dangling pointers. A
b. collects up these allocation effects and
the ATHROW rule constructs a new heap state by combining them
with the previous heap state (8
(Q U b.').
A').
The STM transition AADMIN incorporates pure computation,
monadic bind and exception handling within transactions.
ORI,
orElse
Finally, the three rules OR
I, OR2 and OR3 define the orElse
combinator.
combinator. OR]
OR1 says that lvh
M I 'orElse
' o r E l s e ', M2
M2 behaves like M 1I
if that returns a value. OR2 expresses says that if M 1I raises an
exception then that forms the result of the orElse
o r E l s e operation,
operation. OR3
r e t r y then we try M2
M2 instead.
says that if M 1I completes by calling retry
The alert reader may be wondering why there is no rule
ARETRY to go along with ARET and ATHROW, to account for
r e t r y . There
There is
the fact that an STM computation may evaluate to retry.
no rule for this case.
case. What that means is that an atomic block in
o r E l s e choices end in retry
r e t r y cannot make a series of
which all orElse
STM transitions that will allow the ARET or ATHROW rules to be
applied. To make progress, another thread must be chosen.
applied,

JI

(I'

'?c

Figure 3. The syntax of values and terms. Definitions in gray come
directly from those used with STM Haskell. Definitions
Definitions in black
indicate modifications.
values. The do-notation we have been using so far is syntactic sugar
r e t u r n and »=:
>>=:
for uses of return
do {x<-e;
(x<-e; Q}
Q) = e »=
>>= \x->
\x-> do {Q}
(Q)
do {e;
e »=
(e; Q}
Q)
>>= \_->
\--> do {Q}
(Q)
do {e}
(e) = e

-

Figure 4 gives a small-step operational semantics for the language,
guage. Definitions typeset in gray
g a y are identical to the original definitions for STM Haskell. Definitions typeset in black show modifications
fications or additions needed for check. We will first
first of all outline
the structure of the definitions in this figure
figure (Section 4,1)
4.1) and then
show how they are extended to support check (Section 4.2).

4.1
4.1 Original
Original semantics
We begin by describing the operational semantics of STM Haskell
without invariants.
invariants. The material of this section is largely taken from
riO],
[lo], but it is essential to understanding the changes for invariants.
invariants.
The semantics is given in Figure 4, which groups
groups the existing
transitions into three sets:
sets:
The 10
I 0 transitions
transitions are steps taken by threads. A transition
P;; 8,
Q, n
R ~
% Q;
Q; 8',
Q1,n'
R' indicates a single step from a system with
P
threads in state P
P transitions to one with threads in state Q.
Q. Theta
(8)
( 0 ) is the state of the heap before the transition; 8'
0' is the state of
the heap after the transition.
transition. a is the 10
I 0 action (if any)
any) performed
by the step. Omega (n)
(R) is the current set of invariants; we return to
its role in section 4.2.
The first two rules deal with input and output
output. If the active
putChar
term is a p
u t c h a r or getChar
g e t c h a r the appropriate labelled transition
takes place, and the operation is replaced by a return
r e t u r n carrying the
result
result. Rule FORK allows a new thread to be created, by adding
a new telID
t e ~ mM to the thread soup,
soup, allocating a fresh name tt as its
ThreadId.
Threadld.
Rule ADMIN concems
concerns administrative transitions,
transitions, which are
given in the second section of Figure 4. Rule EVAL allows a pure
function M that is not a value to be evaluated
evaluated by an auxiliary
VI[M]I,which gives
gives the value of M.
M . This function is
function, V[MJI,

Semantics of invariants
4.2 Semantics
We are now ready to extend the semantics to incorporate check.
There are three changes:
Firstly, the state associated with 10
I 0 transitions and STM tranR. As Figure 4 shows, the
sitions now includes a set of invariants n,
O.
majority of rules treat this set in the same way as the heap 8.
Secondly, the STM transitions now include two rules for check.
The first,
first, CHECK]
CHECK1 is taken when the invariant holds at the point
M evaluates
it is proposed. Above the line, the proposed invariant M
to a return
r e t u r n term in the current heap state. Below the line, the
R and the side effects of evaluating it
proposed invariant is added to n
Q and allocation effects
are discarded. Note that the heap remains e
b. -- even if M's execution allocates new TVars there is no way that
A
they can leak out because the result N is discarded.
CHECK2, is taken when the
The second new STM transition, CHECK2,
invariant does not hold at the point it is proposed. Above the line,
M evaluates to a throw term. Below the line, the exception is
re-raised, rolling back any updates made by the failed check but
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Figure
Figure 4. Operational semantics of STM Haskell. Definitions in gray form the original semantics,
semantics. Definitions in black show modifications,
modifications.
keeping any allocation effects (.6.')
(A') that may be leaked by the
exception.
I 0 transitions, there are substantial changes to
Finally, in the 10
AREfI
ARET1 (for successful atomic blocks) and a new rule AREf2
ARET2 (for
atomic blocks that break an invariant),
invariant). Aside from the updates to
n,
ARETI adds an additional premise to the original rule:
R , ARETl
rule: all of
the invariants
invariants in place at the end of the atomic block must evaluate
to return tenns,
this will pick
tenns. Note that we consider all M
Mii in n'
R' --this
up any new invariants added during the atomic block,
block. Also, when
evaluating each invariant,
invariant, we discard the actual value returned and

the updates that the invariant may make to the heap and to the set
of invariants,
invariants. This mirrors our informal
informal notion that invariants
invariants are
checked in nested transactions that are then rolled back.
The new rule ARET2 applies when any of the invariants evaluates to a throw term,
term. As with ATHROW,
ATHROW, the exception is propagated, retaining allocation effects but rolling back the remainder of
A' and .6.~
A: we retain
the heap,
heap. Note that by using allocation effects .6.'
any allocations in the original atomic block and any allocations
made during the invariant's re-execution.

Implementation
5. Implementation
We have implemented check as an extension to our existing pro[lo, 11].
1 [ ]. The main point of this section
totype of STM Haskell [10,
is to demonstrate that invariants can be implemented in a practimanner. At first
first sight one might have thought the
cal and scalable manner.
opposite, because the specification requires that every invariant is
checked after every atomic block, and that does not scale at all
as the number of invariants grows. The main technical insight is
ineclzanisrn that is already needed to support the
that the very same mechanism
STM (atomic,
o r E l s e etc) can be re-used to trigger the
(atomic, retry,
r e t r y , orElse
invariants: that is,
is, an invariant INV is only run after a
checking of invariants:
transaction T if a variable read by INV is written by T.
T.
Is this technique actually consistent with the semantics of Figure 4? Note that rule ARETI requires all invariants to complete
successfully, whereas our implementation may skip the evaluation
depend on a given atomic block.
of an invariant that does not depend
block. The
worry is that the implementation may skip an invariant that does not
terminate, allowing an atomic block to commit when rule ARET
ARETII
would not apply.
apply.
11
This is not a problem. In outline, suppose that an invariant Ii
would loop after an atomic block Ai.
Al. If the set of TVars read by
Ii
I1 intersects the set updated by A1
A 1 then our implementation will
I1 and the program will loop. Conversely,
Conversely, if the sets are
execute Ii
disjoint then Ii's
11's execution wiII
will not have affected by the atomic
block and the looping would have occurred earlier (either after a
1's read set, or at the point I1
proposed).
I1 was proposed).
block that did affect I11's
5.1 we provide an overview of the original STM
In Section 5.1
interface that we build on. We then discuss three steps in the
implementation of check. The first step (Section 5.2) is how to
identify the invariants that need to be checked at the end of an
atomic block. The second (Section 5.3) is how to perform those
checks. The third (Section 5.4) is how we extend STMCommit
STMCommit to
ensure atomicity between the user's transaction and the checking
of the invariants.
invariants.

interface
5.1 Original STM interface
The underlying STM is based on optimistic concurrency control:
until it attempts to commit, a transaction builds up a private log
recording the TVars that it has read from, the values that it has seen
in the TVars, and the values that it proposes storing in them.
them.
The commit operation itself is disjoint-access parallel [14]
[14]
(meaning that transactions accessing non-overlapping sets of TVars
can commit in parallel) and read-parallel [7]
[7] (meaning that a set
from, but not updated, a TVar can
of transactions that have read from,
commit in parallel).
parallel). The commit operation is built over per-TVar
locks implemented as part of the Haskell runtime system. Locks are
only held during commit operations. We considered using a nonblocking STM derived from Herlihy et al.'s design l12J,
1121, Fraser's
design [6]
[61 or Marathe et al.'s hybrid design [19]:
[191: the indirection
provided by TVars provides a natural counterpart to the object
handles that these STMs use. We chose the lock-based design for
two reasons: (i) the implementation is simpler,
simpler, and (ii)
(ii) the Haskell
runtime schedules Haskell threads between a pool of OS threads
tuned to the number of available crus;
CPUs; this removes some of the
importance of a non-blocking progress guarantee.
Within the multi-processor Haskell runtime system, the STM
implementation provides an interface for managing transactions
and ~erformino
performing" reads and writes to TVars.
TVars. The interface is shown in
Figure 5. As usual, gray lines indicate existing parts of the interface
additions'.2 •
and black lines indicate changes and additions
For clarity we omit the further
blocking and unblocking
'For
further operations support blocking
Haskell threads
threads that execute
execute retry
r e t r y statements;
statements;these are unchanged and the
details are orthogonal
paper.
orthogonal to this paper.
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void STMRecordCheckedInvariant(TLog *outer,
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Figure 5. The STM runtime interface

top-level transaction, returning a refSTMStart starts a new top-level
STMNewTVar, STMReadTVar
STMReadTVar and
log. STMNewTVar,
erence to its transaction log.
STMWriteTVar provide the basic operations to create, read, and
STMWriteTVar
update transactional variables.
specified transaction log is
STMIsValid returns True if the specified
consistent with memory (transactions are periodically validated so
that conflicts with concurrent transactions are guaranteed to be de[lo]). STMCommit
STMCommit attempts to commit the current transactected [10]).
F a l s e otherwise.
tion, return True if it succeeds and False
STMStartNested creates a new transaction nested within the
o u t e r transaction. STMMergeNested attempts to commit
specified outer
merglng its transaction log into its parent's
a nested transaction by merging
(the parent becomes invalid if the child was). Transaction logs are
allocated in the garbage collected heap and remain private to a
STMCommit: a transaction is aborted by
transaction until passed to STMCommit:
simply discarding all references to its log.
log.
5.2 Identifying
Identifying invariants
invariants to check
The key implementation idea is to dynamically track dependencies
between invariants and TVars. We will illustrate this using the
example in Figure 6(a).
6(a). The figure
figure shows two ListNode structures
created by the newListNode function from Section 3.2. Each node
comprises
co~nprisestwo TVars: one for its val
v a l field
field and one for its next
field. The newly allocated nodes are not linked together,
together, so the
field.
next fields
fields both hold Nothing. Each TVar contains two fields:
fields:
forms the head of a
the first holds the TVar's value and the second forms
list of dynamic dependencies on the TVar. Link stmctures
structures such as
L1-1
L1-I represent the dependencies between invariants and TVars
~ ~ a3 . r s ~ .
TI-Val has the value 10
10 and no dependents,
For instance, TVar T1-Val
whereas T1-Next
TI-Next has the value Nothing and is depended on by
Invariant-1.
Invariant-1.
At runtime the invariants attached in newListNode are represented by structures holding the closure to be checked, and a
list of the TVars that the invariant depended on when last evaluated. For instance, Invariant-1
I n v a r i a n t - 1 is evaluated by computing
validNode(Node-1) whose result initially depends on T1-Next
TI-Next
validNode(Node-1)
(because the current value of that TVar is Nothing and so the
implementation of validNode does not examine the other TVars).
There are two sets of invariants to check at the end of an
atomic block. Firstly, we must check any new invariants that

2

described
33As
As described

earlier paper [I
[lo]
represent
in our earlier
OJ the same list is used to represent
dependencies between TVars and blocked transactions.
transactions.
dependencies

Node-1

Node-2

T1-Val

T2-Next
Nothing

T2-Val

1;3-----: I

13----:1

Dependencies

(a)
(a) Two newly allocated ListNodes with separate invariants.

-

Node-2

Node-1
Ncde-I

T1-Val

1
I

10

I

TI-Next

L1-2

T2-Val
T7-Val
20

I

Ll-3
11-3

1

Dependencies:
TI-Val, T I - N e l ,
T2-Val

1 I

T2-Next
T7-Next
Nothing
Nothing

I I

I

LZ-1

~

Node-2 its successor.
(b)
Node-1 is updated to make Node-2
(b) Node-1
successor. This triggers
riodes
re-evaluation of Invariant-1
I n v a r i a n t - 1 which checks that the two nodes
are in order. Node-1's
Node-1's invariant now depends on three TVars.
Figure 6. Runtime structures used to associate invariants with data
that they depend on.
on.

10.
Lock IIser-t/og
[W/I'S
10. L.o(:/<
o.rzr-flog /L.(LI..Y
for
f o r each user-tlog
u:?e~--tl.og log
1~ogentry:
entry:
if
update:
i f tthe
h e entry
e n t r y is an u
pdate:
ttryt.o
r y t.o lock
l o c k the
the tvar
L?ar
if
matches
i f successful
s u c c e s s f u l and current
c u r r e n r value
value n
a t c h e s en1:ry:
entry:
continue
continue
else:
else :
uulod:
unl~ock ttvars
v a r s and abort
abort
if
i s a rread:
ead:
i f tthe
h e entry
e n t r y is
t v a r ' s version
versiorl number
rrecord
e c o r d tva:c's

15.
15. Lock tvars
mars related to invariants
for
f o r each invariant
i n v a r i a n t touched
for
f o r each tvar
t v a r in
i n current
c u r r e n t dependence set:
s e t : II
// 11
I1
ttry
r y to
t o lock
l o c k the
t h e ttvar
var
if
i f unsuccessful:
unsuccessful :
unlock ttvars
v a r s and abort
abort
for
f o r each tvar
t v a r in
i n proposed dependence set:
s e t : II
// 12
I2
ttry
r y to
t o lock
l o c k the
t h e ttvar
var
if
i f successful
s u c c e s s f u l and current
c u r r e n t value
v a l u e matches that
that
read
r e a d when checking the
t h e invariant:
invariant:
continue
else:
else:
unlock ttvars
v a r s and abort
abort
:W,
20, ('heck
~ . ' / l c ( I'cadl
1.?(1</.!
:/i
for
f o r each user-tlog
u s e r - t l o g entry:
entry:
if
i s aa rread
e a d then
then
i f tthe
h e entry
e n t r y is
rre-read
e - r e a d tthe
h e tvar's
t v a r ' s version
v e r s i o n number
nnmber
if
i f this
t h i s matches tthe
h e one we recorded:
recorded:
con1;
corit inue
inue
else:
else :
unlock ttvars
v a r s and abort
abort

25. Update
25.
Update invariant dependencies
dependencies
the block itself has proposed. Invariants are proposed by checking the invariant in a nested transaction, and if it succeeds,
succeeds, calling STMDefinelnvariant
STMDefineInvariant which updates a new-invariant list
attached to the current transaction log to include the supplied
invariant and the dependencies established in its initial
initial execution. Secondly, we must check any existing invariants
invariants that depend on TVars that the block intends to update. The function
STMGetInvariantsToCheck
STMGetInvariantsToCheck in Figure 5 returns a single list containing both sources of invariants for the current transaction. Consider what happens when a transaction attempts to update T1-Next
T1-Next
to link the two list nodes together -- the update to T1-Next
TI-Next means
that STMGetInvariantsToCheckjust
STMGetInvariantsToCheckjustreturns Invariant-1.
Invariant-1.

5.3 Checking
Checking invariants
Following the semantics of check,
check, each invariant in the list returned by STMGetInvariantsToCheck
STMGet InvariantsToCheck must be confirmed to execute without raising an exception. This is done by iterating through
the list and running each invariant in its own new transaction
nested
tra~lsactio~l
within the user's transaction.
If a check fails
fails then the user's transaction is aborted and the
4
exception indicating the failure is propagated
. If a check sucpropagated4.
ceeds, then the invariant's closure and the nested transaction's log
is passed to the STM through STMRecordCheckedInvariant.
STMRecordCheckedInvariant. As
described in the next section, the purpose of this call is to allow
STMCommit
STMCommit to update the invariant's dependencies and to ensure
that the whole set of invariant checks appear to take place atomically with the user's transaction.

Unlike the operational
operational semantics,
semantics, our runtime
runtime system does
does not need to
track the allocations
STMNewTVar places
allocations that are made.
made. This is because STMNewTVar
heap.
new TVars
TVars directly in the garbage
garbage collected heap.

4

for
I I 13
f o r each invariant
i n v a r i a n t touched
for
f o r each tvar
t v a r in
i n current
c u r r e n t dependence set:
set:
uunlink
n l i n k tvar
t v a r from invariant
invariant
for
f o r each tvar
t v a r in
i n proposed dependence set:
set:
link
l i n k tvar
t v a r to
t o invariant
invariant
retain
r e t a i n current
c u r r e n t dependence set
s e t as
a s old
o l d set
set
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i n s t a l l proposed dependence set
s e t as
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c u r r e n t set
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30.
Mak" upda!es
for
f o r each user-tlog
u s e r - t l o g entry:
entry:
iil'
f the
Lhe entry
e n t r y is
i s an update:
update:
store
neu value
val.ue tto
o tvar,
t v a r , unlocking
u r ~ l o c k i n gthe
t h e ttvar
var
s t o r e ne",
35. Unlock
Unlock tvars
mars related to invariants
invariants
for
f o r each invariant
i n v a r i a n t touched
for
f o r each tvar
t v a r in
i n old
o l d dependence set:
set:
unlock tthe
h e tvar
t v a r if
i f still
s t i l l locked
discard
d i s c a r d old
o l d dependence set
set
for
f o r each ttvar
v a r in
i n current
c u r r e n t dependence set:
set:
unlock tthe
h e tvar
t v a r if
i f still
s t i l l locked

II
/ / 14
I4
II
// 15
I5

Figure 7. Committing a transaction with invariant checking.

5.4 Ensuring atomicity

We now consider the changes made to STMCommit.
STMCommit. The underlying commit operation follows
follows a pattern typical of many STM designs [7]:
171: it acquires temporary ownership of the TVars that have
been updated, it checks that TVars that have been read have not
been modified by concurrent transactions, it applies the transaction's updates to the heap, and it finally
finally releases ownership of the

TVars
TVars that itit acquired.
acquired. This is
is shown
shown in the gray portions of Figure
ure 7.
7.
We
We extend
extend this
this design
design with three additional steps shown in
black in
in the
the figure.
figure. The inputs
inputs to
to these
these are the values
values passed to
STMRecordChecked1nvariant,
STMRecordCheckedInvariant, comprising the invariants' closures
sures and
and the
the new
new dependence information from the transaction
logs
logs from
from the
the invariants' execution.
execution.
Step
15 ensures that STMCommit
STMCommit locks the TVars on which the
Step 15
invariant
invariant previously
previously depended (loop Ii),
I l ) , and the TVars it accessed
when
when checked (loop
(loop 12).
12). Note that some of these TVars may have
already
already been
been locked
locked in
in step
step 10,
10, and that loop 12
I 2 must check the
TVars'
TVars' current values
values to
to ensure that the check is still
still up-to-date.
While
While holding these
these locks,
locks, step
step 25
25 updates the dependence
information
information between
between the
the TVars
TVars and the invariants.
invariants.
Finally,
Finally, step
step 35
35 releases
releases any
any locks that have
have not already been
released
released in
in the
the existing
existing step
step 30.
30.
There
'There are
are a number of design choices here.
here. In particular, we
chose
chose to
to acquire
acquire all of the
the TVars in the dependence sets in loops
Ii
I1 and
and 12.
12. This
This serves
serves two
two purposes:
purposes: (I)
(i) the locks acquired in
both
both loops
loops protect the
the updates
updates made
made in step 25, and (ii)
(ii) the locks
i also
acquired
acquired in
in loop
loop II1
also act as
as an
an implicit lock on the invariant.
invariant. This
is
is necessary
necessary to
to serialize
serialize concurrent user transactions attempting
updates
updates to
to distinct TVars
TVars on which the same invariant
invariant depends.
An
An alternative
alternative design
design would explicitly
explicitly lock invariants and use nonblocking
blocking lists
lists to
to record
record the dependence between invariants
invariants and
TVars.
TVars. A non-blocking
non-blocking STMCommit
STMCommit algorithm could be developed
by using
using helping in
in the
the usual
usual way:
way: all
all of the information needed by
STMCommit
STMCommit is
is present
present at
at the start of the operation and can be made
available through a descriptor in shared memory.
memory.
available

5.5 Garbage
Garbage collection
collection
5.5
The
The runtime
runtime structures in Figure 6 allow
allow the memory occupied by
invariants to
to be
be reclaimed automatically by the garbage collector:
invariants
since there
there is
is no
no global
global list of invariants,
invariants, each invariant becomes
since
unreachable when all
all of the TVars
TVars it depends
depends on become unreachable.
able.
However, note
note that
that the links
links from
from invariants
invariants to TVars can extend
However,
the lifetimes
lifetimes of individual
individual TVars that are not ordinarily reachable
the
the application.
application. For instance,
instance, if Ti-Val
TI-Val is reachable by the
by the
application then
then the
the dependency links through 1nvariant-i
I n v a r i a n t - 1 will
application
cause Ti-Next
TI-Next and
and T2-Val
T2-Val (and everything reachable from them)
cause
to be
be retained even
even if the
the list
list nodes
nodes themsel
themselves
ves are no longer
to
the application.
reachable by the

6. Predicates
Predicates over
over state pairs
6.
Having seen
seen this
this implementation, recall our problematic example
Having
from Section
Section 3.3:
3.3: what if we want to express a property over pairs
from
of states
states ("XYZ never
never decreases") rather than a property of a single
of
state ("XYZ
("XYZ isis never zero")?
state
One could
could express
express such properties succinctly by allowing the inOne
variant to
to read
read the
the "old" value
value of XYZ
XYZ directly.
directly. Providing this ability
variant
rather simple,
simple, because the
tlze STM
STMmechanism already retains XYZ
XYZ 'sS
isis rather
old value
value in
in case
case the
the transaction is rolled back,
back, and so we can readold
ily expose
expose this
this value
value to
to the
the invariant
invariant check.
ily
We can
can see
see two
two main
main approaches.
approaches. The first
first is to provide a
We
function to
to explicitly
explicitly read the
the previous
previous value
value from a TVar:
function
: : TVar
TVar a ->
-> STM
STM a
readTVarOld ::

However, while this
this is
is suitable for
for simple cases it requires separate
However,
functions to
to be
be used for
for access
access to the pre-transactional state.
state. An
functions
alternative is
is to
to provide a mechanism for
for nmning
n~nningan existing STM
alternative
computation against the pre-transactional state:
state:
computation
o l d ::
: : STM
STM a ->
-> STM
STM a
old

Using o
old
l d we can express our example non-decreasing TVar as:
-> S
STM
newNonDecreasingTVar :::: I1nt
n t ->
TM TVar I1nt
nt
newNonDecreasingTVar vval
al
=
<- newTVar vval
= do {
1 rr <al
{ c-val
c_val <<- readTVar
readTVar r
;; check (do C
p_val <<- oold
; p-val
l d (readTVar rr))
(p_val <= c-val)
c_val)
;; aassert
s s e r t (p-val
})
1)
;; rreturn
e t u r n rr;;

>

}

As with invariant checks in general, there are design choices to be
of operations can be performed in an oold
made over what kinds of
ld
computation. In fact, the same problems from Section 3.5 occur
occur
and, unsurprisingly, the two broad solutions from Section 3.6 and
Section 3.7 are possible - that is, the oold
either
l d computation can either
be run in its own transaction against the pre-transactional state, or
just performing
the old
o l d computation can be statically restricted to just
a series of readTVar operations. In the restricted setting we can
old
give o
l d the following type:
old
STM
-> S
STM
o l d ::
:: S
TM ReadOnly a ->
TM e a

As with check, this means that oold
l d can only be supplied with a
ReadOnly STM action formed from readTVar operations and pure
computation.
However, there are two additional problematic cases. Firstly, an
However,
old
computation may try to read from a TVar that was allocated
o l d computatioil
during the current transaction. 'This
This is straightforward to handle in
our implementation because these allocation effects are kept distransaction's subsequent updates: the oold
tinct from the transaction's
l d computation will see the value with which the TVar was initialized.
The second problematic case is whether oold
l d should be usable
outside an invariant check. Doing so could harm modularity because it allows an STM-typed function to depend on the starting
state of the atomic block it occurs in, not just
just the state that it is
called from.
from. 'This
This is ultimately a matter of
of taste since there is no
implementation reason to prevent such usage. However, ifif desired,
we could restrct oold
l d to just
just being used in invariant checks by refining its type to:
o l d ::
:: S
TM ReadOnly a ->
TM ReadOnly a
old
STM
-> S
STM
The use of ReadOnly on the right hand side means that the action
can only be performed in a context expecting a ReadOnly
ReadOnly STM
action - i.e. ultimately within an invariant check.
It is technically straightforward to add oold
l d to the semantics of
of
Figure 4 but we omit the details because it is syntactically verbose:
the state carried into and between STM transitions would have to
l U 3 rules.
(8) captured in the A
ARm
include the pre-transactional state (0)

7. Related work
'This paper builds on two main areas of
This
of existing work: (i)
(i) incorporating invariants in programming languages, and (ii)
(ii) incorporating
invariants in databases. We discuss these in Sections 7.1 and 7.2
invariants
respectively.
respectively.

7.1 Invariants in programming languages
7.1
Many languages and tools have provided ways to express invariants
over data. Gypsy and Alphard programs can include specifications
for use by formal methods [8, 261.
26]. CLU [18], ESCIModula3 [4],
ESCIJava [5]
151 and JML 1171
[17] include specifications in stylized comESC/Java
ments for processing by tools.
Euclid, Eiffel and Spec# are notable for embedding specifications in the same language that is used for programming. An important design decision in all of
of these languages is how to generalize

invariants to be able to refer to multiple objects in the presence of
aliasing. For instance, suppose that an invariant on a list states that
it only contains positive-valued integers. It is insufficient to check
this each time a node is added to the list because, in general,
general, the
contents of a node may subsequently be updated via another reference to it.
Euclid,
Euclid, Eiffel, Spec# and our own work all take different approaches to this problem. As we introduced in Section I,
I , a contribution of our approach is that we allow invariants to be defined
dejined dynamically
say, associated with class definitions), and
iiamically (rather than, say,
that we allow them to depend on arbitrary mutable state (rather
then, say,
say, only on the fields
fields of the current object).
Euclid includes explicit assert
a s s e r t statements, pre- and postconditions on routines, and invariants on modules5
modules5 [16].
1161. An invariant must remain true during the module's lifetime, except for
when routines exported from the module are executing. Although
these invariants could be written as boolean-typed Euclid expressions, they were generally expected to be checked by verification
rather than checked at runtime [22J
mechanisms
[22] and so language mechailisms
to control updates to data that an invariant depends on are not required.
quired.
The Eiffellanguage
Eiffel language supports class-based invariants which must
be satisfied by every instance of the class whenever the instance is
externally accessible; that is, immediately after creation, and before
and after any call to an exported routine of the class [13].
1131. Invariants are boolean-typed Eiffel expressions. Note that invariants are
explicitly checked before calls as well as after them: this will dedetect changes that may have been made to objects that the invariant
depends on.
on.
Spec# extends C# with several
several features
features to encourage robust
[I].J. These include class invariants that are required
programming (J
to hold on every instance of the class while it is not "exposed". A
new construct expose (0)
(0) {
i: S }1 allows the invariant of 0o to be
temporarily broken within the statements S,
S,but it must be restored
by the end of those statements; objects can only be updated while
exposed in this way. Furthermore, a hierarchical object-ownership
discipline is used to ensure that the invariant of one object depends
only
oilly on the state of that object and objects that it (transitively)
owns.
owns. This means that an object's invariant cannot be broken by
uncontrolled updates to objects that it depends on.
uncoiltrolled
on. In concurrent
settings,
settings, the same hierarchy can be used to associate locks with
aggregate objects [15].
1151.

Conceptually they run continuously: when first executed, the command runs until it ceases to have an effect, whereupon it is re-run
whenever data that it has read or written to is updated. A "refuse"
command can be used to enforce integrity constraints ("refuse
("refuse to
add an employee whose salary is more than $30k") or for security
("refuse to retrieve Mike's salary when logged in as Bill").
Cohen introduced "consistency rules" in the transactional lispderived query language AP5 [2].
121. This design is the closest to our
own:
transactions had to satisfy all of the constraints
own: all
dl accepted trailsactions
that were defined.
defined. Transactions were defined by series of queries
grouped by an atomic [[ ...
. . . ]I construct; constraints could be
violated within the atomic block, but had to be restored by the end
of the block. Cohen's design allowed a user to specify whether or
not a constraint had to be true at the point at which it was declared.
The SQL:92 query language supports various kinds of constraint definition [3].
131. In particular, assertions
arsertions can be general constraints involving an arbitrary collection of columns from an arbitrary collection of tables. For instance, "no supplier with status less
than 20 can supply any part in a quantity greater than 500":

7.2 Invariants
Invariants in databases
databases
Stonebraker introduced
iiltroduced the idea of defining integrity constraints
for a database independently from the basic requirements of its
schema [23].
[23]. He described simple constraints on individual
individual fields
fields
("Employee salaries must be positive"), constraints on fields
fields in
the same row of a table ("Everyone
("Everyone in the toy department must
make more than $8000"),
$8000"). and more complex constraints involving
involving
joins across tables ("Employees must earn less than two times the
sales volume of their department if their department has a positive
sales"). These constraints
constraints were expressed as a special form of
query, and then enforced by combining them with database updates
in such a way that an update cannot change data in a way that
violates a constraint.
ai. introIn the POSTQUEL query language, Stonebraker et al.
duced a more general system that supported integrity constraints
and computation triggered by database updates [24].
1241. Their system
allowed existing commands to be tagged "always" or "refuse".
An
"refuse". A11
"always" command can be used to trigger updates when related
data is modified, e.g. "Always replace Mike's salary with Bill's".
Bill's".

Erasure. A frequent point of discussion about this work is
whether invariants should be used to detect operations that are
attempted when the system is 'not ready' for them -- either indicating this explicitly by using retry
r e t r y within an invariant (as in
Section 3.4),
3.4). or by catching an exception raised by an invariant
failure.
failure.
A possible benefit of this approach is code brevity:
brevity: perhaps an
application would include duplicate checks, one within the implementation of a transaction to check whether or not it is ready to
run, and the second within an invariant attached to the data strucmodified.
tures that are being modified.
Conversely,
coiltrol execution in this
Conversely, relying on invariants to control
way makes it impossible to disable invariant-checking once a program has been debugged, and harms modularity because there is no
external indication of whether or not a library operation requires invariant checking to be enabled.
This, we feel,
feel, provides a strong argument for keeping invariants for bug detection clearly distinct from similar operations that
form part of the application's
application's logic. An interesting approach (suggested by an anonymous reviewer) is to follow
follow the database distinction between assertions
arsertiorzs and triggers:
triggers: triggers are considered
part of the application logic and may be used to maintain invariants
invariants
between related data structures. In STM Haskell one could imag-

[n
Euclid. module is a type constructor;
In Euclid,
constructor; many instances of a module can
exist dynamically.
dynamically.

5

CREATE ASSERTION supply CHECK
( NOT EXISTS ( SELECT * FROM S
WHERE S.STATUS < 20
20
AND EXISTS
( SELECT * FROM SP
WHERE SP.SNO
SP.SN0 = S.SNO
AND SP.QTY > 500
500 ) ) )
Checking of constraints can be deferred within transactions and
performed upon commit: if any constraint fails then the transaction
fails and is rolled back.

8. Conclusion
Conclusion
The key ideas of this paper are to extend atomic blocks with a
mechanism to dynamically define an invariant over arbitrary mutable state and to re-use the STM machinery to track the dependence between transactions and that state. The result is that the system provides the appearance that every committed atomic block
preserves every invariant, while only re-evaluating invariants that a
given block actually appears to have changed.
Some concluding observations:

r e t r y to defer the
ine a trigger-like construct that could also use retry
commit of a transaction when the system is not ready for it.

Expressiveness. We have shown how STM lets us extend invariinvariant checks to include executable predicates over the before and after memory states of the transaction, rather than just the after state.
This does raise the question of whether there are further kinds of
invariant that would be useful to programmers but which cannot be
some: nothing deexpressed in our system. In principle there are some:
pending on three or more successive states can be expressed solely
using invariant checks because any side effects incurred by checking invariants
invariants are rolled back.
We have considered one further possible design that increases
expressiveness of the properties that can be described solely
solely by
the expressiveness
checks. The idea is to allow check statements to add new invariants to the system, even though we roll back ordinary updates that
heap. For instance, a 'non repeating TVar' that
checks make to the heap.
cannot take the same value more than once could be implemented
by one invariant check that adds further checks each time a new
seen. This is more expressive, but perhaps ultimately imvalue is seen.
practicable in many cases. There is one subtlety:
subtlety: any new invariants
must themselves be checked against the post-transactional state as
well as the state when check was called. This ensures that the complete set of invariants
invariants holds at the end of the transaction and that the
set is closed under the re-execution of any invariant.
invariant.
We have held back from actually implementing this more complicated design because, in practice, we think it is an open question
usefrrl properties that cannot be captured
as to whether there are useful
by our current design while still being suitable for expressing by
executable specifications.
specifications.
Application to other languages.
Application
languages. It is easy to see how these ideas
could be applied to a language other than STM Haskell. However,
However,
there are two issues that we would like to highlight.
highlight. Firstly, our use
invariants benefits
of dynamically-defined invariants
benefits from Haskell's support
for closures:
closures: our examples in Section 3 showed how concise invariSecondly, STM
ants depended on variables from enclosing scopes. Secondly,
Haskell
Haskell is notable in that the type system constrains where mutable
accessed: it is guaranteed that the only updates to transstate can be accessed:
actional variables occur within atomic blocks. This lets us ensure
re-evaluated when necessary.
necessary. In other languages
that invariants are re-evaluated
it will be necessary to consider whether such a segregation is valuvaluable.
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Abstract
Transactional memory (TM) provides a general-purpose mechanism with which to construct concurrent objects. Transactional
memory can also be thought of as a concurrent object, but its semantics are less clear than those of the objects typically constructed
on top of it. In particular, commit operations in a transactional
memory may fail
fail when transactions conflict.
conflict. Under what circumstances, exactly, is such behavior permissible?
pennissible?
We offer candidate sequential specifications to capture the semantics of transactional memory. In all cases, we require that read
readss
return consistent values in any transaction that succeeds. Each specification embodies a conflict function, which specifies when two
transactions cannot both succeed. Optionally, a specification may
also embody an arbitration
function, which specifies which of two
arbitrationfunction,
conflicting transactions must fail.
fail. In the tenninologyof
terminology of the STM
literature, arbitration functions correspond to the concept of contention management.
management.
We identify TM implementations from the literature corresponding to several specific conflict and arbitration functions. We
note that the specifications facilitate
facilitate not only correctness (i.e., linearizability) proofs for nonblocking TM implementations, but also
formal
formal comparisons of the degree to which different implementations admit inter-transaction concurrency. In at least one casecaseeager detection of write-write conflicts and lazy detection of readwrite conflicts-the
conflicts-the formalization exercise has led us to semantics
that are arguably desirable,
desirable, but not, to the best of our knowledge,
provided by any current TM system.

1. Modeling STM
We can model a transactional memory as a mapping from objects
to values. Initially all values are undefined. The memory supports
the following operations:
start(t) Begin transaction t. No return value.
read(o, t)
t ) Return the current value of object 0o in the context of
transaction t.
t . Return the distinguished value 1.
Iif 0o is uninitialized.
write(o,
write(o, d,
d, tt)) Write d to 0o in the context of transaction tt.. No
return value.
•* Presented at TRANSACT:
TRANSACT the First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing,
held in conjunction with PLDI, Ottawa,
Ottawa, Ontario,
Ontario, Canada, June 2006.
2006.
This work was supported in part by NSF grants CCR-0204344 and CNS041
127, financial
041 I1127,
financial and equipment support from Sun Microsystems Laboratories,
tories, and financial support from Intel.

commit(t) Attempt to commit transaction t and return a Boolean
indication of success. The call is said to succeed iff it returns
true.
abort(t) Abandon transaction t. No return value.
value.
These
'These definitions are intended to simplify correctness arguments, not to simplify programming. The richer interfaces typical
of object-oriented software TM can be implemented in terms of
these more basic primitives, without changing the underlying semantics. We defer discussion of such interfaces to Section 6.
Following the terminology of Herlihy and Wing [8], a history is
a finite
finite sequence of operation invocation and response events, each
of which is tagged with its arguments and return values, and with
sequential history, each invocation
the id of the calling thread. In a sequential
is immediately followed by its matching response, with no events
in between. A sequential history H
H thus induces a total order <H
<H
on its operations. Throughout the rest of the paper we will consider
only sequential histories. We define the semantics of transactional
memory on these histories.
A transaction is a sequence of operations, performed by a singlethread,
gle thread, of the form (start (read II write)* (commit I abort)),
where t is a unique transaction descriptor passed to start, to the
commit or abort, and to every read or write in between. TransacH are said to overlap if starts <H
tions Sand
S and TT in history H
< H endr
end^
and startr
start^ <H
< H ends, where endr
end^ is T's commit or abort operation. Transaction T
T is said to be isolated in H
H if for all transactions
S i=
# Tin
T in H,
H , Sand
S and T
T do not overlap.
overlap. We say a history H
H is serial if it consists of a sequence of isolated transactions, optionally
followed by a single uncompleted transaction (i.e., a transaction
prefix). For convenience, we associate end
end^r with the end of H
H if
T
T is uncompleted (i.e., all operations in H
H precede the end of an
T are both uncompleted, ends
uncompleted transaction). If S and T
and endr
end^ are incomparable under <H.
<H.
We assume throughout this note that all histories are wellformed, meaning that every thread subhistory is serial (we do not
currently consider nested or overlapped transactions within a single
thread). Well-formedness implies, among other things, a one-one
correspondence between transactions and their descriptors. We also
assume, for simplicity, that write is called no more than once for
a given object within a given transaction. A transaction is said to
mit that succeeds. It is said to fail
fail it if
succeed it if ends with a com
commit
ends with a commit that fails. We use successful(H) to represent
the history obtained by deleting from H
H all operations of failed,
failed,
aborted, or uncompleted transactions.
As defined by Herlihy and Wing, a sequential specification SS of
a concurrent object 00 is a prefix-closed set of sequential histories
on O.
0.For most kinds of objects it is intuitively clear which histories
should be in S.
memory.
S. Intuition is less clear for transactional memory.
Certainly we must insist that reads return the "right"
"right" value in any
transaction that succeeds. It also seems reasonable, at least in a
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preliminary study,
study, to insist that a commit succeed if it ends an
may a commit
isolated transaction. But under what circumstances maya
operation fail?
define, in Sections 2 and 3, a seTo answer this question we first define,
quential specification that embodies the two minimal requirements
just suggested. Our definition is driven by the notion of a conflict
function,
junction, which specifies the circumstances in which two transactions cannot both succeed. In Section 4 we introduce a variety of
conflict functions, leading to a rich structure of sequential specifications, several of which capture the semantics of published TM
systems. We also identify an arguably attractive sequential specification
fication that is not, to our knowledge, embodied in any published
livesystem. In Section 5, we consider the notions of blocking and livelock, and the extent to which they may be permitted or precluded
lock,
by a sequential specification of TM. In particular, we introduce the
notion of an arbitration function,
junction, which specifies, when two transactions conflict, which
which of them must fail.
fail. Section 6 explains how
our model can accommodate an object-oriented API. We conclude
in Section 7 with a summary and a list of open questions.

2.

Consistency

= read(
read(o,
t ) in history H
We say a read operation TT =
0, t)
H is consistent
if it returns the most recent committed value of 0;
o;that is, TT returns
0, d,s)
d if there exists an operation w =
= write(
write(o,
d, s) in a successful
transaction S
S such that (I)
(1) 5s =1=
# t, (2)
(2) commits <H
< H T,
T , and (3)
= write(
write(o,
e, u) in transactions U =1=
# S,
S , if U
for all operations x =
0, e,
commit^ <H
< H commits or TT <H
< H commitu.
is successful, then commitu
If there is no such w, then 0o is uninitialized, and TT returns .1.
I.
Our definition does not make writes in T
T visible to subsequent
reads
T , but this restriction is easily relaxed at a higher level of
rea
d s in T,
6).
abstraction (we do so in Section 6).
We say a history H
H is consistent if (I)
(1) every read in every
successful transaction is consistent, and (2) every such read is
commits; that is, if TT =
= read(
read(o,
t)
still valid when its transaction commits;
0, t)
appears in a successful transaction T,
T , then there exists an operation
= write(o, d,s)
d, s) in a successful transaction SS such that (a) TT
w =
returns d, (b) 5s =1=
< H commitT,
commit^, and (d) for
# t, (c) commits <H
all operations x =
T}, if
= write(o, e,
e, u) in transactions U fJ$! {S,
{S,T),
< H commits or commitT
commit^ <H
<H
U is successful, then commitu <H
commitu. Note that this definition permits an implementation to
ignore the ABA problem: a read is still considered valid at commit
time if its value has been overwritten and then restored.

Lemma 1. In any consistent history,
history, all reads of the same object
in the same successful transaction return the same value.
value.

Proof:
reads.
Proof Immediate consequence of the validity of read
s.

0

Theorem 11 (Fundamental theorem of TM). If H
H is a consistent
history, then so is the serial history JJ consisting of all and only
history,
the transactions in successful(H), ordered according to the order of
H.
their commit operations in H.
Proof Consider history I
I =
I is consistent,
Proof:
= successful(H). Clearly I
since the definition of consistency makes no reference to unsuccessful transactions.
transactions. Now consider serial history J,
J , consisting of all
transactions of II,, ordered according to the order of their commit
operations in II.. All of J's
J ' s transactions remain successful, and its
commit operations appear in the same order they did in I.
I. Moreover because 1's
I's reads are valid at commit time, they remain consistent in J.
0
J . Thus JJ as a whole is consistent.

In the terminology of the database community [11,
[ l l , Sections
16.3
16.3 and 17.1],
17.11, any history in which all reads are consistent avoids
cascading aborts:
fails or aborts, an implemenaborts: when a transaction fails
tation never has to cause other transactions to fail in order to ensure consistency.
consistency. Theorem 1,
1, moreover,
moreover, is equivalent to saying that

2

consistent histories are strictly serializable or,
or, equivalently,
equivalently, linlinearizable (since we never consider more than a single concurrent
object-the
[8]. There exist more reobject-the transactional memory itself) [8].
laxed notions of consistency in which transactions can read stale
conversely, read
values that force them to "commit in the past" or, conversely,
speculative values from writes that have not yet been committed;
we do not consider such extensions here.
here.

3.

Conflict

Consistency alone does not capture intuition regarding transactional semantics. A history in which no transaction ever succeeds
is certainly consistent, but the set of all such histories is not an
appealingsequential
appealing
sequential specification. It seems reasonable to require
oueration to succeed unless its transaction T
T conflicts
a commit operation
with some other transaction S,
S , in which case at most one of them
can succeed.
Let 'H
'H be the set of all (well-formed) histories, 1)
V be the set
H[,,,) be the history obtained
of all transaction descriptors, and His,')
H all operations that specify a transaction deby removing from H
scriptor other than 5s or t,
t , or that follow commit(t), abort(t),
H. (The notation is meant to suggest
commit(s), or abort(s) in H.
a half-open interval: HI,,,)
H[s,.) includes the initial portions of both s's
and t's
t's transactions, but is missing a suffix of the one that finishes
finishes
last.) A conflictfunction
conjlictfunction C
C is then a mapping from 'H
'H x 1)
2) x 1)
2)
{true,false) such that (I)
(1) C(H,s,
C ( H , s , t)
t ) == C(H,
C ( H , t,s);
t,s); (2) ifs
if s == t
to {true,false}
or if the transactions corresponding to 5s and t do not overlap, then
C ( H , s, t) =
= false; and (3) if His,')
HI,,,) =
= I[,,,),
C ( H , s, t) =
C(H,s,t)
I[s,.), then C(H,s,t)
C(I,
C ( I , 5,
s, t).
t). In other words, for overlapping transactions Sand
S and T,
T, C
makes its decision solely on the basis of the operations of those two
ends and
transactions (and their interleaving) prior to the earlier of ends
endT.
C ( H , S,
S , T)
T ) as shorthand
For convenience, we use H[S,T) and C(H,
C ( H , 5,
s, t), respectively,
respectively, where 5s and t are the defor Ht,,)
H[s,.) and C(H,
scriptors of Sand
S and T,
T , respectively.
respectively. If C(H,
C ( H , S,
S , T)
T) =
= true, we also
say that"Sand
that "S and T
T have a C
C conflict."
Lemma 2. Given any conflict function C,
C , history H,
H , and isolated
T in H,
H , there is no transaction S
S that conflicts with T.
T.
transaction T

Proof:
conflict.
Proof Immediate consequence of the definition of conflict.

0

C-respecting, for some conflict funcA history H
H is said to be C-respecting,
tion C,
S and T
T in H,
H , if
C , if (I)
(1) for every pair of transactions Sand
C ( H , S,
S , T)
T) =
= true, then at most one of Sand
S and T
T succeeds; and
C(H,
(2)
T in H,
H , if T
T ends with a commit opera(2) for every transaction T
tion, then that operation succeeds unless there exists a transaction
S in H
C ( H , S,
S,T)
T) =
= true. Put another way, if there is
Sin
H such that C(H,
no S
S that conflicts with T,
T , then T's commit succeeds.
C , we use the term C-based transacFor any given function C,
C-respecting
-respecting histional memory to denote the set of all consistent, C
functions in a way that
tories. It seems reasonable to define conflict functions
forces any C-respecting history to be consistent, but nothing about
the definition of conflict requires this. We say that C is validityC ( H , S,
S , T)
T) =
= true whenever there exists an object 0o
ensuring if C(H,
= read(o, t)
t ) in T
T and w =
= write(o,
write(o, d,s)
d, s) in S
S
and operations TT =
Sends
T <H
< H commits
commits <H
< H endT.
such that S
ends with a commit and T

C is a validity-ensuring conflict function and H
H is
Lemma 3. If C
a C-respecting history in which every read is consistent, then H
H is
a consistent history.
history.
Proof Immediate consequence of definitions.
0
Proof:
definitions.
Given the ABA problem, a validity-ensuring conflict function
is sufficient but not necessary to ensure that all reads in successful
transactions are still valid at commit time.

Perhaps the simplest conflict function is the following:
following:
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Overlap
Overlap conflict:
conflict: Transactions 5S and T
T in history H
H conflict if
5S and TT overlap. Overlap-based
Overlap-based TM thus consists of all histories

W
Il
... L

in which every isolated transaction is successful and no two overlapping transactions are both successful.

...

Lemma 4. For any conflict function C,
C , history H,
H , and transactions 5
H, if 5S and T
S and Tin
T in H,
T have a C
C conflict, they also have an
overlap conflict.

Proof By the definition of sequential specification, we need only
Proof:
show that C-based TM is prefix-closed. Suppose the contrary:
there exists some history H
H E C-based TM and some H
H prefix
P rt:
P
@ C-based TM. There are two cases to consider. First, suppose
there exist two successful transactions 5S and T
T that conflict in
P but not in H
H.. Since T
P must include
P
T is successful in PP,, P
commitT, which implies that P[S,T) =
H[S,T).
= H
l s , ~ But
) . this implies
that C(P,
C ( P , 5,
S , T)
T ) == C(H,
C ( H , 5,
S , T),
T ) , a contradiction. Second,
Second, suppose
there exists some failed transaction T
T that has an excuse to fail
fail in
H
H but not in P.
P . There must exist some transaction 5S iinn H
H such that
C(H,
P
C ( H , 5,
S,T)
T ) == true but C(P,
C ( P , 5,
S,T)
T ) == false.
false. Since T
T fails in PP,, P
must include commitT,
P[S,T)
commit^, which implies that P
L s ,==
~ )HIS,T). But
this implies that C(P,
D
C ( P , 5,
S , T)
T ) == C(H,
C ( H , 5,
S,T),
T ) , a contradiction.

4. Requiring
Requiring concurrency
Overlap-based TM is a very weak specification; it admits an implementation in which overlapping transactions are never successful.
An implementation might, for example, employ global counts of
the number of started and active transactions. Operation start(t)
would increment both counts and remember the started count;
commit(t) would decrement the active count and return true iff
the result were zero and the started count were equal to the remembered value.
To require that certain non-isolated transactions succeed, we
must refine our definition of conflict, so more transactions are seen
to be conflict-free. As a first
first step, we might insist that readers be
permitted to proceed concurrently. (Remember here that we are still
talking about sequential histories. Our goal is to increase concurrency among transactions, not [in this note] among individual operations.)
Writer overlap conflict:
conflict: Transactions 5S and T
T conflict in history
H
H if they overlap and one performs a write before the other ends.
Most TM systems go further,
further, allowing transactions to proceed
concurrently if they do not perform conflicting accesses to the same
object:
object:
Lazy invalidation
invalidation conflict:
conflict: Transactions 5S and T
T conflict in
history H
H if there exist operations r == read(o, t)
t ) in T
T and w ==
write(o,
write(o, d,
d , s)
s) in 5S such that 5S ends with a commit operation and
r <H
< H commits <H
< H endT.
end^. In other words, 5S and T2' conflict if 5S
attempts to commit, and allowing it to succeed would invalidate a
read in T.
T.
Eager W-R conflict: Transactions 5S and T
T conflict in history H
H
if (1) 5S and T
T have a lazy invalidation conflict or (2) there exist
operations r =
write(o, d,
= read(o,
read(o, t)
t ) in T
T and w == write(o,
d , s) in 5S such
that w <H
< H r <H
< H ends. In other words, beyond the requirements
of lazy invalidation conflicts, 5S and T
T conflict if a read in T
T is
"threatened" by a previous write in 5;
S ; that is, if w precedes rrand
and
the prefix of H that ends at r can be extended to create a history in
which r is invalidated by w.

~)

W
A or
A

Proof Immediate consequence of the definition of conflict funcProof:
function.
D

Theorem 2. For any conflict function C,
C , C-based TM is a sequential specification.

~
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Figure 1. Alternative definitions of conflict. Arrows indicate history order. A straight terminator indicates a commit operation. A
curved terminator indicates that a transaction may optionally be uncompleted.

Eager invalidation
invalidation conflict: Transactions 5S and T
T conflict in
history H
H if (1) 5S and T
T have an eager W-R conflict or (2) there
exist operations rT =
t) in T
= read(o,
read(o,t)
T and w == write(o,
write(0, d,
d , s)
S)
in 5S such that r <H
< H w <H
< H end
end^.
T . In other words, beyond the
T conflict if a read in
requirements of eager W-R conflicts, 5S and T
T
T is threatened by a subsequent write in 5;
S; that is, if w follows
r and the prefix of H
H that ends at w can be extended to create a
history in which rT is invalidated by w.
These definitions of conflict are illustrated graphically in Figure 1.
1. None of them defines writes to the same object as conflicting: writes do not become visible to other transactions until commit time, and the fact that some other transaction is planning to
update an object at some point in the future is harmless. Of course
if a transaction updates an object-reading
object-reading its value before writing
it-then
it-then a concurrent write is indeed a conflict. Under the objectoriented API of Section 6, every write will be an update.

Note the asymmetry of eager W-R conflict:
conflict: w would also
< H w <H
< H endT,
end^, but we do not define this as
threaten r if r <H
a conflict.
conflict. The rationale for this asymmetry is that in a practical
implementation a transaction must detect conflict with previous activity in some other transaction. The "other half" of eager invalidation, shown in Figure ID, requires that readers be visible to writers.
In practice, this in turn
tum requires that readers modify some sort of
metadata, inducing cache conflicts among readers that would not
otherwise occur.
Lemma 5. Lazy invalidation conflict is the weakest consistencyensuring conflict function.
Proof Immediate consequence of definitions.
Proof:
definitions.

Claim (Proof omitted). The OSTM of Hanis
Harris and Fraser [I], with
appropriate API adjustments (see Section 6) is an implementation
of lazy invalidation-based TM. The DSTM of Herlihy et al. [7],
[7],
with appropriate API adjustments and visible readers, is an implementation of eager invalidation-based TM. If it were augmented
to permit validation of reads whose objects were subsequently acquired by not-yet-committed writers (our group refers to this as
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"validating through"), DSTM with invisible readers would be an
implementation of eager W-R-based TM.
TM.'1

Note that the sets of histories induced by different conflict
functions are generally incomparable. Consider, for example, the
d, tt)) read(
read(o,
write( 0, d,
0, s)
sequence of operations start(s) start(t) write(o,
commit(t). If this sequence is executed in isolation, the
commit(s) commit(t).
read must return .1.
I.The return values of the commits, however,
will depend on the choice of conflict function: the transactions
with descriptors sand
s and t have an eager W-R conflict, but not a
lazy invalidation conflict. The set of all lazy invalidation-respecting
histories will include exactly one history corresponding to this
sequence of operations: one in which both commits return true.
The set of all eager W-R-respecting histories will include one in
which both commits fail
fail and two in which one succeeds but the
other fails.
fails.
Eager W-R conflict gives transactions more excuses to fail than
lazy invalidation conflict does (and eager invalidation conflict gives
still more). In a practical implementation these extra excuses
may
excuses-may
or may not be a good thing. They are good if they allow the implementation to improve performance by heuristically abandoning
work on transactions that are likely to fail (but see Section 5 below);
they are bad if they allow the implementation to neglect opportunities for parallel speedup.
An implementation that uses a hash function h to locate
h-conflicting
transaction metadata might introduce the notion of h-conjicting
transactions-transactions
transactions-transactions that perform conflicting accesses to objects in the same hash-induced equivalence class. Given a function
h, assume some arbitrary total order on objects, and let let g(a),
g( a), for
any object a, be the smallest object b such that h(a) =
= h(b). Then
for any conflict function C,
H , and transactions 8S and T
T
C , history H,
in H
H,, 8S and T
T would be said to have an hC
h C conflict if the transactions 8
S'' and T
T'' have a C
C conflict, where 8'
S' and T
T'' are obtained
from 8S and T
T by replacing every object 0o in a read or write opg( 0). Definitions of hC-respecting histories
eration with its image g(o).
and hC-based TM would follow accordingly.
accordingly.
Claim (Proof omitted). The WSTM of Harris
Hanis and Fraser [5]
[5]
is an implementation of h-lazy invalidation-based TM for some
appropriate hash function h.
If overlapping transactions 8S and T
T both read and then write
the same object 0,
o, the argument for allowing 8S and T
T to proceed
concurrently (as lazy invalidation does) is that any history in which
both are uncompleted can be extended to abort either and commit
the other; there is no way for an implementation to tell, a priori,
which transaction "ought"
"ought" to fail.
fail. This is a weak argument, however, since 8S and T
T cannot both succeed.
If, however,
however, one of 8S and T
T writes 0o but the other merely reads
it, there is a stronger argument for allowing them to proceed concurrently: both can succeed if the writer commits last. To capture
this form of concurrency we can define the following:
following:
Mixed invalidation conflict: Transactions 8S and T
T conflict in
(1) 8S and T
T have a lazy invalidation conflict or (2)
history H if (1)
there exist operations rr =
= read(o, s) in 8,
S, Ws
ws =
= write(o, d,
d, s) in
S, and WT =
= write(o,
write(o, e,
e , t)
t ) in T
T such that r <H
<H Ws
w s <H
< H endT
end^
8,
and r <H
< H WT <H
< H ends. In other words, beyond the requirements
of lazy invalidation conflicts, 8S and T
T conflict if (a) a read in T
T is
threatened by a subsequent write in 8,
S , (b) the read is followed by
a write in T,
T , and (c) both writes happen before either transaction
ends.
1 As implemented, DSTM with invisible readers realizes semantics only
subtly different from
from eager invalidation conflict: it admits histories in which
S and T
T are uncompleted, the last operation in T
T reads some object 0,
o,
both Sand
and there is a subsequent write of 0o in S.
S.

4

Mixed invalidation conflict falls
falls between lazy invalidation conflict and eager invalidation conflict, but is incomparable to eager
W-R conflict. More formally and completely:
Theorem 3. The sets of transactions that have lazy invalidation,
eager W-R, eager invalidation, and mixed invalidation conflicts are
nested as shown on the left side of Figure 2, with each of the
containments non-trivial.
Proof:
Proof Simple containment is an immediate consequence of the
definitions of the respective conflict functions. Proper containment
is illustrated by the examples on the right side of Figure 2.
0
We are currently experimenting with mixed invalidation-respecting histories in our RSTM system [10].
[lo]. To the best of our
knowledge, no other existing system currently implements these
semantics (without also being eager W-R-respecting).

5. Progress and arbitration
arbitration
So far our discussion has addressed only correctness:
correctness: what are the
legal histories that may be realized by an implementation? One is
also usually interested in progress: under what circumstances, if
any, maya
may a thread be blocked by the state of other threads? Traditionally progress has been discussed in the context of concurrent
histories: when, if ever, can the response to an invocation be arbitrarily delayed? For transactional memory,
memory, however, we may also
be interested in transaction-level progress in sequential histories:
when, if ever, can a thread suffer an arbitrarily long string of failed
failed
transactions?
Consider, for example, the trivial implementation of overlapbased TM mentioned at the beginning of Section 4.
4. This implementation clearly admits blocking at the level of transactions: given
any history H in which transaction T
T is uncompleted, any extension of H in which T
T remains uncompleted will contain no successful transactions beyond the end of H.
H . The implementation also
admits livelock: we can easily construct a history in which every
thread performs an arbitrary number of commits, none of which
succeeds.
We define these conditions in the usual way:
way:
Starvation:
S is said to be starvationStarvation: A sequential specification 5
free iffor
if for any thread a and any history H in 5S there exists an nn > 0
such that in any H extension H'
H' E 5,
S, if a performs more than nn
commit operations in H'
H' after H
H,, at least one of them will succeed.
Livelock:
Livelock: A sequential specification 5S is said to be livelock-free
if for any thread a and any history H in 5
S there exists an nn > 0
such that in any H extension H'
H' E 5,
S, if a performs more than
n
H' after H
H,, some commit operation will
n commit operations in H'
succeed in H' after H (not necessarily one of a's).
Blocking: A sequential specification 5
S is said to be nonblocking
Blocking:
if for any thread a and any history H in 5
S there exists an nn > 0
such that in any H extension H' E 5,
H'
S, if all operations in H'
after H are performed by a,
a , and they include at least nn commit
operations, at least one of those commits will succeed.
succeed.
Note that these conditions are defined here at the level of transactions. If
If extended in the obvious way to concurrent histories of
implementations, they yield, respectively,
respectively, the familiar notions of
wait freedom, lock freedom, and obstruction freedom [6,
[6, 8].
81.
Lemma 6.
6 . For any validity-ensuring conflict function C,
C , CCbased TM admits blocking.
Proof Consider histories of the form Hk
Hk =
R WI
Proof:
=R
Wl W
W2
. . . W kk,,
2 ...
0, r), performed
where R is the 2-operation sequence start(r) read(
read(o,
by some thread a,
a , and Wi
Wi is the 3-operation sequence start(wJ
start(w,)
wi) commit(wJ,
commit(w,), performed by some thread b. Since
write(o, i, wJ
C
C ensures consistency,
consistency, transaction R conflicts with all transactions
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eager W-R but not lazy invalidation
invalidation
or mixed invalidation

\/

I\

1

mixed invalidation but not
lazy invalidation
invalidation or
or eager
eagerW-R
lazy
W-R

eager invalidation but not
eagerW-R
W-R or mixed invalidation
eager
Figure
transaction to fail.
Figure 2.
2. Left:
Left: containment relationships among sets of conflicting transactions. Smaller sets provide fewer excuses for a transaction
Right:
.order.
Right: timelines
timelines illustrating histories that separate the inner sets. Arrows indicate history ,order.
Wi.
Wi.Thus
Thus given any
any nn >
> 0,0, C-based TM contains
contains a version of H
H,n
in
in which
which b performs all
all operations after R,
R, including nn commits,
all
0
all of which fail.
fail.
Note that an
an implementation is
is not required to fail
fail all the writes
in
in this
this example;
example; the point is
is that C-based TM permits
pennits it to do so.

Corollary
Corollary 1.
1. For any
any validity-ensuring conflict function C,
C , CCbased TM
TM admits livelock and starvation.
starvation.
If
If we
we want to
to ensure progress, clearly we need to insist that
some
some transactions succeed even
even in the presence of conflicts. To do
so,
so, we
we introduce
introduce a function
function to arbitrate between pairs of conflicting
transactions. We
We can then insist that a transaction succeed if there
is
is no
no conflicting transaction to which it loses at arbitration.
Where conflict is
is a purely local phenomenon, based only on
the
the operations of the conflicting transactions, we allow arbitration
to
to consider a broader context. Let Hls,t)
Hn,,,)be the prefix of H extending through the earlier of commit(t),
commit(t), abort(t),
abort(t), commit(s), or
abort(s)
abort(s) in
in H.
H . We
We define
define an
an arbitration/unction
arbitration function A to be a map3-t xx V2) xx V
2) to {true,
{true, false}
false) such that (1)
(1) A
( H , 5,
s, t) is
ping from
from 'H.
ping
A(H,
undefined if 5s == t;
t ; (2)
(2) ~A(H,
-A(H,s,5, t)
t ) -->
+ A(H, t,
t, 5)
s) if 5s i=
# t; and (3)
if Hls,t) == Ils,t)
IUs,,),
A ( H , s , t)
t ) == A(I,s,
A ( I , s, t).
t).
if
, then A(H,s,
If transactions 5S and T
T conflict in Hand
H and A(H,
A ( H , 5,
S , T)
T) == true,
If
transaction 5S must fail.
fail. It seems likely that many arbitration funcfuncl A ( H , 5,
s, t)
t) <--+
++ A(H,
A ( H , t,
t , 5),
s), but our definitions do
tions will
will satisfy
satisfy ~A(H,
tions
require this.
this. A history H iiss said to be AC-respecting, for some
not require
conflict function
function C
C and arbitration function A, if (I)
(1) for every pair
conflict
H , if C(H,
C ( H , 5,
S,T)
T ) = true, then 5S fails
of transactions 5S and TT in H,
of
A ( H , 5,
S ,T)
T ) == true,
true, and TT fails
fails if A(H, T,
T, 5)
S ) == true; and (2)
if A(H,
if
for every
every transaction T
T in H,
H , if T
T ends
ends with a commit operation,
for
then that operation succeeds unless there exists a transaction 5S in
H such
such that C(H,
C ( H ,T,
T , 5)
S ) = true and
and A(H, T,
T, 5)
S ) = true. ACH
based transactional
transactional memory denotes
denotes the set of all consistent, ACrespecting histories.

Theorem 4.
4. For any
any conflict function C
C and arbitration function
Theorem
A, AC-based TM
TM is
is a sequential specification.
A,
Proof: Analogous to
to that of Theorem 2.
2.
Proof
As a simple
simple example, we can extend the semantics of overlapAs
respecting histories
histories with an
an arbitration function that chooses as
respecting
victim the
the transaction that started first:
first:

Lemma 7. Eagerly aggressive, overlap-based TM is nonblocking.
Proof Given any history H
H E eagerly aggressive, overlap-based
Proof:
of H composed
TM and any thread aa,, consider any extension H' of
entirely of operations of
of a after H. If
If H' contains two commit
H then H' contains a full transaction T of
of a after
operations after H
H,
of
H , during which no other transaction starts. By the definition of
eagerly aggressive, overlap-based TM, T
T must be successful. 0
Eagerly aggressive, overlap-based TM retains, trivially, the vulof ordinary overlap-based
overlap-based TM. One way to
nerability to livelock of
eliminate this problem is to resolve conflicts in favor of
of the transaction that attempts to commit first:
first:
aggressive arbitration: For transactions S
5 and T
T in hisLazily aggressive
tory H
H endT
end^ and for all
H,, A(H, T
T,, S
5)) =
= true ifif commits
commits <<H
commitu <<H
C(H,
U,5)
=
H commits, C
( H , U,
S) =
transactions U such that commit"
false or A
A(H,
= true. That is, T
T must fail ifif it conflicts with
( H , U,
U, S5)) =
5,
5 is not itself
itself forced to fail by some earlier
earlier
S , 5S commits first, and S
transaction.
Eagerly and lazily aggressive arbitration both resolve conflicts
in favor of the thread that "discovers" the conflict. More precisely,
of
in both cases the shortest history prefix in which the value of
the arbitration function is defined ends with an operation of
of the
"winning" thread.

Theorem 5. For any conflict function C
C,, lazily aggressive C
C-based TM is livelock free.
free.
Proof:
Proof Suppose the contrary: there exists a history H
H E
E lazily
aggressive C-based TM, a thread a, and a prefix P of
of H such
that a performs two commit operations after P in H
H,, neither of
of
which succeeds. Consider the second commit. Call its transaction
transaction
T. How can T
T fail? By the definition of
T.
of lazily aggressive arbitration, there must be some conflicting transaction S
5 in H
H such that
that
H commitT
commit^ and S
commits
commits <<H
5 is not forced to fail by any earlier
U . Moreover since C
( H , U,
transaction U.
C(H,
U, S
5)) considers only operations prior to the earlier of
of endu and ends, S
5 cannot be forced
to fail
fail by any later transaction. By the definition of
of arbitration, S
5
must succeed. Moreover since T
T starts after P,
P, S
5 commits after P
P,,
contradicting our assumption.
0
NB: since sequential specifications say nothing about concurrent histories, it is still possible for a concurrent implementation of
of
a nonblocking, livelock-free specification to have operations that
that
block or livelock.

T in
Eagerly aggressive
aggressive arbitration:
arbitration: For transactions 5S and T
Eagerly
A(H, 5,
S ,T)
T ) == true if starts <H
< H startT.
start?..
H , A(H,
history H,
trivial implementation of eagerly aggressive, overlap-based
A trivial
TM might keep
keep the descriptor
descriptor of the most recently started transacTM
in a global
global variable.
variable. Operation start(t) would store t in this
tion in
variable; commit(t)
commit(t) would return true iff the variable were still t.
t.
variable;

Theorem 6. For any validity-ensuring conflict function C
C,, lazily
aggressive C-based TM admits starvation.

5
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Proof:
=W
WIl W
W2
. . . Wk, where
Proof Consider histories of the form H k =
2 ...
Wi is the 6-operation sequence start(aJ
start(ai) start(bJ
start(b,) read(
read(o,
ai)
Wi
0, aJ
write(o, i,i, b,)
commit(b,) commit(aJ,
commit(ai), where all the a transacwrite(o,
bJ commit(bJ
a. Since C
C ensures consistions are performed by the same thread a.
tency, each b transaction conflicts with the corresponding a transtency,
action. And by the definition of lazily aggressive arbitration, the a
action.
n >
> 0, lazily aggressive
transaction always loses. Thus given any n
H,n , in which thread
C-based TM contains exactly one version of H
successful.
a is never successful.
0
Claim
Claim (Proof omitted). OSTM is an implementation of lazily
aggressive, lazy invalidation-based TM. Even in the absence of
adversarial scheduling, it admits the possibility that a thread will
starve if it tries, repeatedly, to execute a long, complex transaction
in the face of a continual stream of short conflicting transactions in
other threads.
Contention
Contention management.
management. While it may seem natural for a sequential specification to specify the outcome of conflicts, there are
attwo potentially serious disadvantages to doing so. First, if we attempt to capture some nontrivial notion of fairness in our arbitration function (based, perhaps, on how often the threads in question
have lost at arbitration in the past), we may end up with an undesirably complicated specification, or one that over-constrains the
implementation (e.g., by requiring guarantees where heuristic or
probabilistic assurances might be acceptable in practice). Second,
we may preclude decisions based on factors outside the purview of
the specification (e.g., thread priorities, processor load, or run-time
cache performance.)
An attractive alternative strategy is to couple a blocking or
livelock-admitting sequential specification with an implementation
avoids the histories in which blocking or livelock occurs. In efthat avoids
fect,
71,
fect, this is the suggestion of Herlihy,
Herlihy, Luchangco, and Moir [6,
[6, 7],
who argue for obstruction-free algorithms.
algorithms. In such an algorithm
the implementation subsumes the role of an arbitration function,
which can then be realized as a self-contained contention management module. So long as it follows certain minimal rules, a
contention manager can guarantee forward progress without the
design and verification complexity that would be required for direct implementation of a comparable arbitration function embedded in the specification. A variety of sophisticated contention managers, several of them quite subtle, have been developed in recent
years [2,
4,12,
3,4,
12, 13,
13, 14].
141.
[2, 3,

6. Object-based
Object-basedAPI
As noted in Section 1,
1, our model of transactional memory is intended to simplify correctness arguments, not to simplify programming. Several extensions are useful in practice, and indeed are embodied in extant TM systems.
systems. We focus in this Section on objectsoftware TM systems such as DSTM [7], OSTM [1],
[I],
oriented software
ASTM [9],
[9], SXM [2],
[2], and RSTM [10].
[lo]. Our extensions are straightforward optimizations and wrappers for the TM operations used in
Sections 1 through 5;
5; they do not change the underlying semantics.
Simpler extensions, not presented here, would adapt our TM model
to hardware TM proposals.
We use each object in the TM model to represent a reference to a
higher-level object, and require that (1)
(1) the pointer value passed to
write is always new (created in the current transaction), and (2) the
data to which it refers is never modified after the writing transaction
commits or aborts.
To avoid wasting work in a transaction that is doomed to fail,
fail,
we provide an acquire(o,
acquire(o, d, t)
t) operation that does what write
does, but returns a Boolean
~ o o l e a nstatus. If
If the status is false, the TM has
determined (via eager conflict detection) that a subsequent commit
is guaranteed to fail.
fail. The transaction may then choose to call abort
immediately, rather than proceeding. In a similar vein, open(
0,
open(o,

6

t) takes the place of read, and returns nil
nil (distinct from .1)
I)if a
t)
fail.
subsequent commit is doomed to fail.
To eliminate the prohibition against multiple calls to write in a
open-w(o)
single transaction, we implement an open_w(
0) operation:

open-w has
has already been
in this transaction
if open_w
been called on 0o in
return what it returned last time
return
else
d l :=
:= read(o)
dl
d2 := pointer to
t o new data
initialized to
o f *dl
*dl
t o be a copy of
if ! acquire(o, d2, t)
t) then d2 :=
:= nil
nil
if!
return
return d2

The intent here is that changes to program data will be made indiopen-w. The penultimate
rectly through the reference returned by open_w.
acquire.
line eliminates the need for explicit calls to acquire.
By analogy to open_w,
0):
open-w, we provide a memoizing open_r(
open-r(o):
if open]
been called on 0o in
open-r or open_w
open-w has
has already been
in this
transaction
return what it returned last time
return
else retu
rn read
(0)
return
read(o)
Clearly, calls to open_r
open-r always return the same value in the same
transaction.

Validation. While Theorem 1 ensures that successful transacValidation.
memory, it does not entions see a sequentially consistent view of memory,
sure that values read from different objects in a failed transaction
consistent-there may be no point in the serialized
will be mutually consistent-there
history at which those values were simultaneously valid. Absent
complete sandboxing of transactional operations (implemented via
compiler support or binary rewriting), inter-object inconsistency
can compromise program correctness in potentially catastrophic
ways. In particular, use of an invalid code or data pointer can lead
ways.
to modification of an arbitrary (nontransactional) data location, or
execution of arbitrary code.
return
We posit a validate(o, d) operation, implemented as return
(read(o)
(0) = d), that can be used to verify that a value is still
(read
valid. DSTM, ASTM, and RSTM ensure consistency automatically
valid.
and incrementally, by having open_r
open-r and open_w
open-w call validate for
every previously-opened object. OSTM requires the programmer
to insert such calls by hand whenever the use of inconsistent data
might lead to unacceptable behavior.
behavior.

7.

Conclusions
Conclusions

In this note we have suggested that transactional memory be viewed
not merely as a means of implementing concurrent objects, but as
a concurrent object in its own right. Toward that end we considered the sequential specification of transactional memory semanintuitively acceptable specification of
tics. We suggested that any intuitively
read opTM consist of all and only those histories in which all read
"right" value, and no
erations of successful transactions return the "right"
commit operation fails unless provided an excuse to do so by some
well-defined
well-defined conflict
conflict function, optionally augmented with an arbitrationfunction. We presented a collection of conflict functions that
overlap in nontrivial ways, inducing a rich collection of sequential
specifications. We noted that deferring the work of an arbitration
specifications.
function to the implementation corresponds to the notion of contention management in obstruction-free STM.
Several of our sequential specifications capture the semantics
of published TM systems. The formalization exercise also leads us
to suggest that mixed invalidation-based TM (eager detection of
write-write conflicts, lazy detection of read-write conflicts) might
be an option worth exploring in future
future TM systems. Regarding the
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fonnalization
formalization itself, our work suggests a variety of open questions,
among them:
them:
• Should we extend the notion of consistency to allow a read in a
successful transaction to return a stale or, conversely,
conversely, a not-yetcommitted value?
read in
• Can we characterize the circumstances under which a read
a failed or aborted transaction is permitted to return an "incorrect" value?
rect"

• How sophisticated an arbitration function can realistically be
embedded in a sequential specification? Are there any advantages to including it there, rather than leaving it to the implementation?
• Can we characterize the conflict and arbitration functions that
do or do not lead to blocking or livelock-admitting specifications?
• Can we develop a meaningful notion of probabilistic arbitration
functions?
functions?
• Can we create an arbitration function that precludes starvation,
or would this require extensions to the model of Section 1 (e.g.,
to allow the specification of continuations)?
• Is there any potential benefit to extending the definition of
conflict function to allow two non-overlapping transactions to
conflict? This might, among other things, allow certain isolated
transactions to fail.
fail.
• Is there any call for a weaker notion of "validity-ensuring conflict
flict function" that would exploit value-restoring (ABA) writes?
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Abstract
Abstract
To prevent unwanted interactions in multithreaded programs, programmers have traditionally employed pessimistic, blocking concurrency primitives.
primitives. Using such primitives correctly and efficiently
efficiently
is notoriously difficult.
difficult. To simplify the problem, recent research
proposes that programmers specify atomic sections of code whose
executions should be atomic with respect to one another, without
dictating exactly how atomicity enforced. Much work has explored
using optimistic concurrency, or software transactions, as a means
to implement atomic sections.
sections.
This paper proposes to implement atomic sections using a static
whole-program analysis to insert necessary uses of pessimistic concurrency primitives. Given a program that contains programmermulex inferinferspecified atomic sections and thread creations, our mutex
ence algorithm efficiently infers a set of locks for each atomic
section that should be acquired (released) upon entering (exiting)
the atomic section.
section. The key part of this algorithm is determining
which memory locations in the program could be shared between
threads, and using this information to generate the necessary locks.
locks.
To determine sharing, our analysis uses the notion of continuation
effects to track the locations accessed after each program point. As
continuation effects are flow
flow sensitive, a memory location may be
thread-local before a thread creation and thread-shared afterward.
We prove that our algorithm is correct, and provides parallelism
according to the precision of the points-to analysis. While our algorithm also attempts to reduce the number locks while preserving
parallelism, we show that minimizing the number of locks is NPhard.

1.

Introduction
Introduction

Concurrent programs strive to balance safety and liveness.
liveness. Programmers typically ensure safety by, among other things, using
blocking synchronization primitives such as mutual exclusion locks
to restrict concurrent accesses
accesses to data.
data. Programmers ensure liveness
liveness
by reducing waiting and blocking as much as possible,
possi ble, for example
by using more mutual exclusion locks at a finer granularity.
granularity. Thus
these two properties are in tension: ensuring safety can result in
reduced or no parallelism, compromising liveness, while ensuring
liveness could permit concurrent access to an object (a data race)
potentially compromising safety.
safety. Balancing this tension manually
l
can be quite difficult
, particularly since traditional uses of blockdifficult',
ing synchronization are not modular, and thus the programmer must
reason about the entire program's behavior.
behavior.
Software
situation. A
Software transactions promise to improve this situation.
transaction is a programmer-designated section of code that should

'

1 As of the time this paper is written,
written, Google
Google returns
returns 13,000
13,000 pdf documents
documents
containing the phrase "notoriously difficult", the word "software", and one
of the words "multithreaded"
"multithreaded" or "concurrent."
"concurrent."
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be serializable, so that its execution appears to be atomic
atomic2
with
respect to all other transactions in the program. Assuming all
concurrently-shared data is accessed within atomic sections,
sections, the
compiler and runtime system guarantee freedom from data races
and deadlocks automatically. Thus, transactions are composablecomposablethey can be reasoned about in isolation, without worry that an
ill-fated combination of atomic sections could deadlock.
deadlock. This characteristic clearly makes transactions easier to use than having to
manipulate low-level
low-level mutexes directly in the program.
Recent research proposes implementing atomic sections
sections using
optimistic concurrency techniques [5,6,7,12,13].
[ S , 6 , 7 , 1 2 , 131. Roughly speaking, memory accesses within a transaction are logged. At the conclusion of the transaction, if the log is consistent with the current
state of memory, then the writes are committed; if not, the transaction is rolled back and restarted. The main drawbacks with this
approach are that first,
110, which canfirst, it does not interact well with I/O,
not always be rolled back; second, performance can be worse than
traditional pessimistic techniques due to the costs of logging and
rollback [9].
[9].
In this paper, we explore the use of pessimistic synchronization
techniques to implement atomic sections. We assume that a program contains occurrences of fork
f o r k e for creating multiple threads
and programmer-annotated atomic sections atomic e for protecting shared data. For such a program, our algorithm automatically
constructs a set of locks and inserts the necessary lock acquires and
releases before and after the body of each marked atomic section.
A trivial
trivial implementation would be to begin and end all atomic sections by, respectively, acquiring and releasing a single global lock.
However,
However, an important goal of our algorithm is to maximize parallelism. We present an improved algorithm that uses much finer
locking but still enforces atomicity, without introducing deadlock.
We implement this algorithm in a tool called LOCKPICK,
LOCKPICK,
using the
sharedness analysis performed by our race detection tool for C programs, LOCKSMITH
[10].
LOCKSMITH
[ l o ] .We present an overview
overview of our algorithm
next, and describe it in detail in the rest of the paper.
paper.

1.1
1.1

Overview

The main idea of our approach is simple. We begin by performing a
points-to analysis on the program, which maps each pointer in the
program to an abstract name that represents the memory pointed
to at run time. Then we can create one mutual
mutual exclusion lock
for each abstract name from the points-to analysis and use it to
guard accesses to the corresponding run-time memory locations.
locations.
At the start of each atomic section, the compiler inserts code to
acquire all locks that correspond to the abstract locations accessed
within the atomic section.
section. The locks are released when the section
concludes. To avoid deadlock, locks are always acquired according
to a statically-assigned total order.
order. Since atomic sections might be
nested, locks must also be reentrant. Moreover, locations accessed
For the remainder of the paper, we use the term "atomic" liberally,
liberally, to mean
"appears to be atomic,"
atomic," or "serializable."
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apcontinuing with normal evaluation in the parent thread. Our approach can easily be extended to support polymorphism and poly[ l l ] , as LOCKLOCKmorphic recursion for labels in a standard way [11],
[lo], but we omit rules for polymorphism because they
SMITH does [10],
add complication but no important issues.
We use a type-based analysis to determine the set of abstract
r e f , that could be shared between threads
locations pp,, created by ref,
e. We compute this using a modified
modified label
labelflow
in some program e.
flow
[lo, 11].
111. Our system uses three kinds of labels:
labels: location
location
analysis [10,
continuation effects e.
E . Effects of both kinds
kinds
X and continuation
labels pp,, effects x
represent those locations pp dereferenced or assigned to during a
labelflow
constraints of
computation. Typing a program generates label
flow constraints
1'. Mterwards,
Afterwards, these constraints are solved to learn the
the form I1 5 I'.
"label 1 flows
flows to
desired information. The constraint l1 5
< l'1' is read "Iabell
labell'."
ref T,
r , and we have constraints
label l'." For example, if x has type refp
p' 5 pp and p"
pI/ 5 pp,, then x may point to the locations p'
p' or p".
pl/.
p'
flow to effects xX or e,
E , so for example if pp 5 x
Labels also flow
X then an
expression with effect x
X may access location pp..
form:
The typing judgment
judgment has the following form:

:s

1.Source Language, Types, and Constraints
Figure 1.
within an inner section are considered accessed in its surrounding
sections, to ensure that the global order is preserved.
This approach ensures that no locations are accessed without
holding their associated lock. Moreover,
Moreover, locks are not released
during execution of an atomic section, and hence all accesses to
locations within that section will be atomic with respect to other
[4]. Our algorithm assumes that shared locations
atomic sections [4].
are only accessed within atomic sections; this can be enforced with
a small
small modification
modification of our algorithm, or by using a race detection
tool such as LOCKSMITH
as a post-pass.
LOCKSMITH
Our algorithm performs two optimizations over the basic approach. First, we reduce our consideration to only those abstract
locations that may be shared between threads, since thread-local
locations need not be protected by synchronization. Second,
Second, we observe that some locks may be coalesced. In particular,
particular, if lock e
e is
e' can safely be discarded.
always held with lock e', then lock e'
We implement this approach in two main steps. First, we use
a context-sensitive points-to and effect analysis to determine the
shared abstract locations as well as the locations accessed within
an atomic section (Section 2.2).
2 . 2 ) . The points-to analysis is flowflowinsensitive, but the effect analysis calculates per-program point
continuation effects that track the effect of the continuation of an
continuation
expression.
expression. Continuation effects let us model that only locations
that are used after
afer a call to fork
f o r k are shared. The sharing analysis presented here is essentially unchanged from LOCKSMITH'S
LOCKSMITH'S
sharing analysis (with only the exception of context sensitivity for
simplicity), which has not been presented formally before.
inSecond, given the set of shared locations, we perform mutex inference to determine an appropriate set of locks to guard accesses
to the shared locations (Section 3).
3 ) . This phase includes a straightforward algorithm that performs mutex coalescence, to reduce the
number of locks while retaining the maximal amount of parallelism. Our algorithm starts by assuming one lock per shared location and iteratively
iteratively coarsens this assignment, dropping unneeded
0 ( m n 22)),, where n
n is the number
locks. The algorithm runs in time O(mn
m is the number of atomic
of shared locations in the program and m
sections. We show that the resulting locking discipline provides exactly the same amount of parallelism as the original, non-coalesced
locking discipline, while at the same time uses fewer locks. Our
algorithm is not optimal, because it does not always reach the minimum number of locks possible. Indeed, in section 3.2
3 . 2 we prove
that using the minimum number of locks is an NP-hard problem.
problem.

2. Shared Location Inference
Inference
Figure 1 shows the source language we use to illustrate our inference system. Our language is a lambda calculus extended with
inwithintegers, comparisons, updatable references, thread creation fork
fork'i e,
e,
and atomic sections atomic
atomic";i e; in the latter two cases the ii is aann
index used to refer to the analysis results.
ork i e
results. The expression ffork'
creates a new child thread that evaluates e and discards the result,

2

:s

:s

:s

r, expression e has effect
This means that in type environment r,
rX
X given constraints C.
C . Effect types T
rX
X consist of a type T
r
type T
e. Within the type rules, the judgment
annotated with the effect x
X of e.
judgment
C ft l1 5 l'1' indicates that l1 5 l'1' can be proven by the constraint
C
C . In an implementation, such judgments cause us to generate
set C.
C . Types include standard integer types;
constraint l1 5 l'1' and add it C.
updatable reference types ref
ref PP T,
r , each of which is decorated
decorated with a
( r , e)
E ) --->X
-+X
( r ' , e'),
E'),
(T',
location label pp;; and function types of the form (T,
r' are the domain and range types, and x
where Tr and T'
X is the effect
E' and e
E on function types
of calling the function. We explain e'
momentarily.
momentarily.
C ; e;
E ; rr ft e :: Tr XX ;; e'
E' is standard for effect inferThe judgment
judgment C;
E', which express continuation
conlinualion effects.
effects. Here,
ence except for eE and e',
effect, which denotes locations that may be accessed
eE is the input effect,
afer evaluation of e.
e. The output effect e'
E' contains localocaduring or after
afer evaluation of e (thus all locations
tions that may be accessed after
E' will be in e).
E ) . We use continuation effects
effects in the rule for fork
f ork e
in e'
to determine sharing. In particular, we infer that a location is shared
if it is in the input effect of the child thread and the output effect
f o r k (and thus may be accessed subsequently in the parent
of the fork
thread).
E , we also compute the effects
In addition to continuation effects e,
xX of a lexical expression, stored as an annotation on the expression's type. We use effects x
X to compute all dereferences and assignments that occur within the body of an atomic transaction. We
E , since those also include
cannot simply use continuation effects e,
all dereferences that happen in the continuation of the program after
effects
the atomic section. Note that we cannot compute standard effects
E . The effect of an expression e is not
given continuation effects e.
simply its input continuation effect minus the output continuation
effect, since that could remove locations accessed both within e and
after it.
Returning to the explanation of function types, the effect label
E' denotes the set of locations accessed after the function returns,
e'
while eE denotes those locations accessed after the function is called,
including any locations in e'.
E'.

:s

:s

:s

Example Consider the following program:
2006/5/16

let
let x =
= ref
r e f 0 in
in
let
= ref
ref 1
1 in
in
let y =
x '-4'
:= 4;
f;~l(!X;!Y);
f o r k l (! x ; ! Y ) ;

X , c:
C., C:', r ,.
x . T f- x .
. T,

[Id]
[Int]

/*(1)*/
/ * (1) * /

C.1 C'1 r f- n .• intx 1. c:

yy:=
:= 5

In this program two variables x and y refer to memory locations. x
is initialized and updated, but then is handed off to the child thread
and no longer used by the parent thread. Hence x can be treated as
thread-local. On the other hand, y is used both by the parent and
child thread, and hence must be modeled as shared.
shared.
Because we use continuation effects, we model this situation
precisely.
y}.
{x,y
).
precisely. In particular,
particular, the input effect of the child thread is {x,
The output effect of the fork (i.e. starting at (1»
(1)) is {y}.
{ y ) . Since
{x,
n {y}
{ x , yy}) n
{y) =
= {y},
{ y ) , we determine that only y is shared. If instead
we had used regular effects, and we simply intersected the effect
of the parent thread with the child thread, we would think that x
was shared even though it is handed off and never used again by
the parent thread.
thread.
Moreover, the system that we present in this paper does not
differentiate between read and write accesses, hence it will infer
that read-only variables are shared.
shared. In practice, we wish to allow
read-only values to be accessed freely by all threads. To do that, we
differentiate between read and write effects, and do not consider
values that only appear in the read effects of both threads to be
shared.
shared.
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[APP]--~-----7----

C; c:; r f- el

e2 : T;ut; C:out

c; c:; r

f- eo : int X ; C:o
c;c:o;r
.
. f- el : TX;c:'
c;c:o;r
C ;E O ; r ft e2:
e2 : TX;c:'
T ~E' ;
[eond]
[Cond]-----'------'--------'-----,--X ; C:'
C ;c:;
E ;r ft i ff 00 eo then
t h e n el
e l else
e l s e e2
ez :: T
-rX;
E'
C;

c;
f- tee:: TTXX; c:'
C ; c:;
& ;r I ?
;&'
[Ref] ----'--'----------'----,-f- rref
IRefl C;
C ;c:;
E ; rr t
e f e:
e : (refP T)X;
T ) X ; c:'
E'
c;
r t
f- e : (refP
C ;c:;
E; r
(ref T)X;
T ) ~c:'
E' ;
C tf- pp l:::;E c:''
C f-t p :::;5 Xx
[Deref]
[Derefl
C;
r fC c:;
; E
t; !~ee :: T XX; ;Ec:''

c;
r
C ;c:;
E; r

2.1
2.1 Type
'Qpe Rules
Figure 2 gives the type inference rules for sharing inference. We
discuss the rules briefly. [Id]
[Id] and [Int]
[Int] are straightforward. Notice
that since neither accesses any locations, the input and output
effects are the same, and their effect x
X is unconstrained (and hence
will be empty during constraint resolution). In [Lam],
[Lam], the labels
C:in
&in and C:out that are bound in the type correspond to the input
and output effects of the function.
function. Notice that the input and output
Ax.e are both just
just c:,
effects of Xx.e
E , since the definition itself does not
access any locations-the
evaluated when
locations-the code in e will only be evaluated
the function is applied.
X of the function is drawn
applied. Finally, the effect x
from the effect of e.
e.
In [App], the output effect C:l
~1 of evaluating el becomes the input
effect of evaluating e2.
ez. This implies a left-to-right order of evaluation:
tion: Any locations that may be accessed during or after evaluating
e2
ez also may be accessed after evaluating el.
e l . The function is invoked
invoked
after e2
's output effect must be C:in
ez is evaluated, and hence e2
ez's
€ i n from
the function signature.
signature. [Sub],
[Sub], described below, can always be used
to achieve this. Finally, notice that the effect of the application is
the effect x
X of evaluating el.
e l , evaluating e2,
ez, and calling the funcfunction.
tion. [Sub]
[Sub] can be used to make these effects the same.
same.
[Cond]
[App], where one of el or e2
ez is evaluated
[Cond] is similar to [App]'
after eo.
eo. We require both branches to have the same output effect
c:'
X,, and again we can use [Sub]
E' and regular effect X
[Sub] to achieve this.
[Ref]
[Refl creates and initializes a fresh location but does not have
any effect itself. This is safe because we know that location p
cannot possibly be shared yet.
[Deref]
[Derefl accesses location p after e is evaluated, and hence we
require that p is in the continuation effect c:'
E' of e,
e, expressed by the
judgment C
C ft p :::;
5 c:'.
E ' . In addition,
addition, we require that the dereferenced
judgment
location is in the effects p :::;
5 XX.. Note that [Sub]
[Sub] can be applied
before applying [Deref]
[Derefl so that this does not constrain the effect
of e.
e. The rule for [Assign] is similar.
similar. Notice that the output effect
of ! e is the same the effect c:'
E' of e.
e . This is conservative because p
must be included in c:'
E' but may not be accessed again following the
evaluation of ! e.
e. However,
However, in this case we can always apply [Sub]
[Sub]
to remove it.

Tl.

c; c:; r f- el : un ; C:l
T
f = (Tin,cin)
(Tin, & i n ) ---+x
j X
(rout,&out)
'TJun
(Tout,cout)
C;C:l;r f- e2: Tiy;';C:in

[Assign]
[Assign]

[Sub]

C f-

T :::;

ft el :: (refP
(ref P T)X;
T ) ~C:l
~1;
C ; E ~ ;f-r e2:
t e : zTT X
X ;C:2
; E ~
C;C:l;r
C f- p :::; C:2
C f- P :::; X
c t p z ~ z
X; E Z
c;c:;r
C ; E ft; el:=
e~l := e2:
ez : T
T ~ ;C:2

- ~ t p l ~

Tl

c;c:;r f- e: TX;C:'
C f- X :::; Xl
C f- c:" :::; c:'

C; c:; r f- e : 7~1; c:"
c;c:~;r f- e: TX;C:~

~ tf-. c:~
i $<> c:E
tE
C
cc fc: i i<Ic:E
[Fork]
[Fork]---.::...::=---------'=-i
C;
r fC ;c:;
E; r
t fork
f orkii e : int
i n t Xx';' ; c:ci

Xi

c;
C ;EC:j; r ft e : T X ' ; j c:'
E'
[Atomic]
[Atomic]---.:.......;'----------'-----,.-Xi
C;
r fC ;c:;
E; r
t atomic
atomicii e :: T X ' ; ; C:'
E'
Figure 2. Type Inference Rules

[Sub]
system. In this rule, we
[Sub] introduces sub-effecting to the system.
implicitly allow Xl and c:"
E" to be fresh labels. In this way we can
always
ez in
always match the effects of subexpressions, e.g., of el and e2
[Assign], by creating a fresh variable x
X and letting Xl
~ 1 :::;
5 xX and
X2 :::;
X2 are effects of el
5 xX by [Sub],
[Sub], where ~Xl1 and xz
e l and e2.
ez.
xz
Notice that subsumption on continuation effects is contravariant:
contravariant:
whatever output effect c:"
E" we give to e,
e , it must be included in its
judgment
original effect c:'.
E ' . [Sub]
[Sub] also introduces subtyping via the judgment
C
rules are standard
C ft TT :::;
5 7',
T ' , as shown in Figure 3. The subtyping rulesare
except for the addition of effects in [Sub-Fun]. Continuation effects
are contravariant to the direction of flow
flow of regular types, similarly
to the output effects in [Sub].
[Sub].
[Fork]
X' of the
[Fork] models thread creation. The regular effect X'
fork is unconstrained, since in the parent thread there is no effect.
The continuation effect c:~
EL captures the effect of the child thread
i
evaluating e,
e , and the effect c:E' captures the effect of the rest of the
parent thread's evaluation. To infer sharing (discussed in section
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e ; the solution of
continuation of the program after the expression e;
10
E moreover includes the effect of e.
e.
Once we have computed S(e)
S ( E )for all effect labels 10,
E , we visit
f o r k ii in the program. Then the set of shared
shared locations
locations for the
each fork
program shared is given by

[Sub-lnt] -----;;::-:----:--,------::-:---:-[Sub-Int]

C Ik int ::::;
5 int
C

[Sub-Ref]

C I- P1 ::::; P2
C I- 71 ::::; 72
C I- 72 < 71
----'--''-=-':::'':-----=--:::---=-=---=-:=---.::....::=---=--C
C Ik refPl
ref 71 ::::; refP2 T2
Ckpl<pZ

Ck71<72
71

< ref

ckT2<71

P2

rn

shared =

U ( S ( En S~( E) , ' ) )
1

In other words, any locations
locations accessed in the continuation of a
f o r k are shared.
parent and its child threads at a fork
Figure 3. Subtyping Rules

3. Mutex Inference

n eE ~; this
;
2.2) we will compute Ee~: n
is the set of locations that could
be accessed by both the parent and child thread after the fork.
Notice that the input effect E:
e~ of the child thread is included in
f o r k itself. This effectively
effectively causes a parent to
the input effect of the fork
importantfor
"inherit" its child's effects, which is important
for capturing sharing
between two child threads. Consider, for example, the following
program:
i

let
x == ref
letx
r e f 0 in
in
(! x ) ;
f o r k l1 (!x);
fork
/*(1)*/
I * (1) * I
f o r k 22 (x
( x :=
:= 2)
2)
fork

Notice that while x is created in the parent thread, it is only accessed in the two child threads. Let p be the location of xx.. Then p
is included in the continuation effect at point (1), because the effect
of the child thread fork
f o r k 22 x :=
:= 2 is included in the effect of the call
at (1).
(1). Thus when we compute the intersection of the input effect
of fork
f o r k 1l ! x with the output effect of the parent (which starts at
(I)), the result will contain p, which we will hence determine to be
(1»,
shared.
Finally, [Atomic]
[Atomic] models atomic sections, which have no effect
on sharing. During mutex inference, we will use the solution to the
Xi
effect X
' of each atomic section to infer the needed locks. Notice
that the effect of atomic
a t o m i c 'i e is the same as the effect of e;
e ; this will
ensure that atomic sections compose properly and not introduce
deadlock.
label flow
flow and effect inference has been
Soundness Standard label
shown to be sound [8,
[8, 11],
111, including polymorphic label
label flow inference. We believe it is straightforward to show that continuation
effects are a sound approximation of the locations accessed by the
continuation of an expression.
2.2 Computing Sharing
Sharing
Similarly to standard type-based label flow analysis, we apply the
type inference rules in Figures 2 and 3, which produce a set of label
C. One can think of these constraints as forming a
flow constraints C.
directed graph, where each label forms a node and every constraint
l1 ::::; II1' is represented as a directed edge from l1 to l'.
1'. Then for each
label 1, we compute the set S(l)
S(1) oflocation
of location labels p that "flow"
"flow" to l1
labell,
by transitively closing the graph. The total time to transitively
transitively close
the graph is O(n
O ( n22),) ,where n is the number of nodes in the graph.
(Given
(Given a polymorphic inference system, we could compute label
flow using context-free language reachability in time cubic in the
size of the type-annotated program).
Unlike standard type-based label flow analysis, our label flow
flow
graph includes labels 10E to encode continuation effects. Recall that
we define input and output continuation effects 10,10
E , E '' for every
expression e in the program.
program. In the solved points-to graph, the flow
flow
solutions of 10,10
E , E'
' include all location labels that are accessed by the

<
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Given the set of shared locations, the next step is to compute a
set of locks
locks used to guard all of the shared locations. A simple
and correct solution is to associate a lock fl pp with each shared
a t o m i c ii e,
e,
location p E shared.
shared. Then at the beginning to a section atomic
Xi. To prevent
we acquire all locks associated with locations in xi.
deadlock, we also impose a total ordering on all the locks, acquiring
the locks in that order.
order.
This approach is sound and in general allows more parallelism
than the naIve
na~veapproach of using a single lock for all atomic sect i o n ~ However,
However,
.~
O ( n ) locations,
tions?
a program of size n may have O(n)
unwanted overhead,
and acquiring that many locks would introduce unwanted
particularly on a multi-processor machine. Thus we would like to
use fewer locks while maintaining the same level of parallelism.
Computing a minimum set of locks is NP-hard, as shown in section 3.2. We propose an efficient but non-optimal algorithm based
following observation: if two locations are always accessed
on the fOllowing
together, then they can be protected by the same mutex without any
together,
loss of parallelism.

DEFINITION1 (Dominates). We
We say that accesses to location p
DEFINITION
dominate accesses to location p',
pI, written p 2': p',
pI, if
every atomic
ifevery
section containing an access to ppi' also contains an access to p.

>

>

We write p > ppI' for strict domination, i.e., p 2': pI and
and pp =I
# p'.
Thus, whenever p > ppI
p's mutex to protect both p
' we can use p's
and p'. Notice that the dominates relationship is not symmetric. For
example, we might have a program containing two atomic sections,
atomic
x; ! yy)) and atomic
x.. In this program, the location of
a t o m i c (!
(! x;
atomic !x
x dominates the location of y but not vice-versa. Domination is
transitive, however.
however.
transitive,
Computing the dominates relationship is straightforward. For
each location p, we initially assume p > ppI' for all locations
p'.
a t o m i c ii e in the program, if ppI' E S(X
S ( x ii)) but
pl. Then for each atomic
p rf@ S(X
S ( x ii ),) , then we remove our assumption p > p'.
pl. This takes
O(mlshared1) for each p, where m is the number of atomic
time O(mlsharedl)
sections. Thus in total this takes time O(mlsharedI2)
O(mlshared12)for alliocaall locations.
tions.
Given the dominates relationship, we then compute a set of
locks to guard shared locations using the following algorithm:

-

ALGORITHM
ALGORITHM
2 (Mutex Selection). Computes a mapping L : p --->
1. We
We call L a mutex selection
fefrom
from locations p to lock names f.
function.

I . For each p E shared, set L
(p) =
= fl pp
1.
L(p)
2. For each p E shared
2.
3.
3. lfthere
Ifthere exists pi > p, then
For each p''
= fl pp
4.
4.
p" such that L(P")
L(p") =
5.
L(p")
:=
fpl
5.
L
(~~
:=/ e,,
)
If we had a more discerning points-to analysis, or if we acquired the locks
[9], we would
piecemeal within the atomic section, rather than all at the start [9],
section.
do even better. We consider this issue at the end of the next section.
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In each step of the algorithm, we pick a location p and replace all
occurrences of its lock by a lock of any of its dominators. Notice
that the order in which we visit the set of locks is unspecified,
as is the particular dominator to pick. We prove below that this
algorithm maintains maximum parallelism, no matter the ordering.
Mutex selection takes time O(lsharedI2),
0(lshared12),since for each location p
we must examine L for every other shared location.
The combination of computing the dominates relationship and
mutex selection yields mutex inference. We pick a total ordering on
all the locks in range(L).
range(L).Then
'Then we replace each atomic
atomic'i e in the
program with code that first acquires all the locks in L
L(S(X
( S ( xi a))) )in
order, performs the actions in e,
e, and then releases all the locks. Put
together, computing the dominates relationship and mutex selection
takes O(mlsharedI2)
O(mlshared12)time.
time.
the algorithm, consider the set of accesses
Examples To illustrate"
illustrate.the
of the atomic sections in the program. For clarity we simply list
the accesses, using English letters to stand for locations. For illustration purposes we also assume all locations are shared.
shared. For a first
example,
example, suppose there are three atomic sections with the following
pattern of accesses

{a}

{a,b}

{a,b,c}

b, a > c,
c, and b > c.
c. Initially L
(a) =
= e
e,,a,
Then we have a > b,
L(a)
L(b) =
L(c) = ee,.c . Suppose in the first iteration of
L(b)
= eb, and L(c)
the algorithm location c is chosen, and we pick b > c as the
dominates relationship to use. Then after one iteration, we will
have L
L((c)
c)=
= eb.
eb. On a subsequent iteration, we will eventually pick
L(b) = L(c)
L(c) = L
L(a)
location b with a > b,
b, and set L(b)
( a ) = ea.
e,. It is
easy to see that this same solution will be computed no matter the
choices made by the algorithm. And this solution is what we want:
want:
Since b
band
and c are always accessed along with a,
a, we can eliminate
b's lock and c's lock.
As another example, suppose we have the following access
pattern:
{a}

{a,b,c}

{b}

Then we have a > c and b > c.
c. The only interesting step of the
algorithm is when it visits node c.
c. In this case, the algorithm can
L((c)
L( c) == eb.
either set L
c ) == ela
eb. However, ela
Cbb are still
still kept
a or L(c)
a and e
disjoint. Hence upon entering the left-most section e
la
a is acquired,
and upon entering the right-most section eb is acquired. Thus the
left- and right-most sections can run concurrently with each other.
other.
Upon entering the middle section we must acquire both ela
eba and eband hence no matter what choice the algorithm made for L(c),
L(c), the
lock guarding it will be held.
This second example shows
na~veapproach
shows why we do not use a naive
such as unifying the locks of all locations accessed within an atomic
L(a)
L(b) =
section.
( a ) == L(b)
section. If we did so here and we would choose L
L(c).
L
( c ) . This answer would be safe but we could not concurrently
execute the left-most and right-most sections.
3.1

Correctness

First, we formalize
formalize the problem of mutex inference with respect to
the points-to analysis, and prove that our mutex inference algorithm
produces a correct solution.
S(i),
S, = S
( X ' ) ,where iX' is the effect
solution. Let Si
of atomic section atomic
atomicii e.
DEFINITION
parallelism ofa
program is a set
DEFTNITION 3 (Parallelism). The
Theparallelism
of aprogram

P =
Sj == 0}
= {(i,j)
{ ( i ,j ) lSi
I S, n Si
0)
In other words, the parallelism of a program is the set of all pairs of
of
atomic sections that could safely execute in parallel, because they
access no common locations.
We define the parallelism allowed
allowed by a given mutex selection
function L similarly, where we overload the meaning of L to apply
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to sets of locations and return sets of mutexes:
mutexes: L(Si)
L(Si) == {L(p)
{L(p) I
Pp E Silo
Si).

DEFINITION
L). The
DEFTNITION 44 (Parallelism of L).
The parallelism of
of a mutex seselectionfunction
lection@nction L :: p --7
+ e,
e, written PP(L),
( L ) , is defined
dejned as

P(L)
L(Si) nL(Sj)
P
(L)=
= {(i,j)
{ ( i ,j ) I L(Si)
nL ( S i ) =
= 0}
0)
The parallelism P
P(L)
( L ) is the set of all possible pairs of atomic sections that could execute in parallel because they have no common
associated locks. Let L be the mutex selection function calculated
by our algorithm. The objective of mutex inference is to compute
a solution L that allows the maximum parallelism possible without
breaking atomicity.

>

LEMMA
then pp'' :2: p.
LEMMA1.
1. If
I ~L(p)
L ( P==) epl,
!?,I,
PROOF.
PROOF.We prove this by induction on the number of iterations
of step 2 of the algorithm. Clearly this holds for the initial mutex
selection function Lo(p)
Lo(p) == ep,
e,, where we mark the function
function L
that the algorithm has computed so far,
far, with a SUbscript
subscript denoting
the current iteration. Then suppose it holds for L
Lk,
k , the selection
function after k iterations of step 2.
2. For an arbitrary Pl
pl E shared,
there are two cases:
cases:
I.
Lk(Pl) =
Lk+l(Pl) =
1. If Lk(p1)
= ep then Lk+l(p1)
= ep"
e,,. By induction pp :2:2
Pl,
pl, and since p' > P
p by assumption, we have p'p' :2: Pl
pl by

>

transitivity.
transitivity.
2. Otherwise, there exists some pz
that L k ( p l )=
= Lk+l(pl)
2.
P2 such thatLk(Pl)
Lk+l(Pl) =
pl.
ee,,p2 ,, and hence by induction pz
P2 :2: Pl.

>

o
LEMMA
If L is the mutex selection
function comLEMMA2 (Correctness). IfL
selection@nction
puted by the above algorithm,
P(L)
P.
( L ) = P.
puted
algorithm, then P
In other words, the algorithm will not let more sections execute
in parallel than allowed, and it allows as much parallelism as the
uncoalesced, one-lock-per-Iocation
one-lock-per-location approach.
PROOF.
PROOF.We prove this by induction on the number of iterations of
step 2 of the algorithm. For the base case, the initial mutex selection
function Lo(p)
Lo(p) == ep
e, clearly satisfies this property, because there is
a one-to-one mapping between each location and each lock. For the
P(L
induction step, assume P =
=P
( L kk)) and for step 2 we have p' > p.
Let L
Lk+l
function after this step. Pick any ii
k +l be the mutex selection function
and jj.. Then there are two directions to show.
show.

P(L
P
( Lkk+fl l) ) S;;
C PP Assume this is not the case. Then there exist
i,j
P(L
P.. From the latter
i , j such that (i,j)
( i ,j ) E P
( L kk++l l) ) and (i,j)
( i ,j ) if:
@ P
we get Si n Sj 1'#= 0. Then clearly there exists a p" E Si
S, n
i l Sj,
Sj,
and since L
Lk+l
function, there must exist an e
e such that
k + l is a total function,
Lk+l(p") =
P(L
Lk+l(Si) n
Lk+l(pl')
= e.
e. But then (i,j)
(i,j ) if:
@ P
( L k++ll)) since Lk+l(S,)
i l
Lk+l(Sj)
P(Lk+l}
P.
L
k + l ( S j ) 1'#= 0. Therefore P
( L k + l ) S;;
C_ P.

>

P(L
P
( L kk++l l)) :2 P Assume this is not the case. Then there exist
i,j
P(Lk+l}
P.. From the lati , j such that (i,j)
( 2 , j ) if:
@ P
( L L + ~and
) (i,j)
(2,j ) E P
Sj == 0.
ter we get Si n Si
0. Also, from the induction hypothesis
Lk(Si) n L
Lk(Sj)
Lk+l(Si) =
Lk(Si)[ep f-->
Lk(Si)
k ( S j ) == 0,
0 , and we have Lk+l(S,)
= Lk(S,)[ep
H
ep'j,
Lk(Si) and
e,,,], and similarly for LLk+l(Sj).
k f l ( S i ) .Suppose
Suppose that ep
e, rf.6 Lk(S,)
ep
Lk+l(Si) n Lk+
Lk+l(Sj)
e, rf.6 LLk(Sj).
k ( S j ) .Then clearly Lk+l(S,)
l ( S i ) == 0, which
contradicts (i,j)
P(Lk+l}.
( i ,j ) if:
@P
(Lk+l).
Otherwise suppose without loss of generality that ep
Lk(Si).
e, E Lk(Si).
Then by assumption ep
Lk(Sj).
C, rf.
$Z L
b ( S j ) .So clearly the renaming rep
[e, f-->
H
e , ] cannot add epl
e,, to LLk+l(Sj).
k + l ( S j ) .Thus in order to show L
k + l(Si)n
(Si)n
ep']
Lk+l
Lk+l(Sj) =
Lk(Sj). Since ep
= 0,
0 , we need to show epl
e,, rf.$Z Lk(Si).
C, E
Lk+l(Si)
Lk(Si), we know there exists a pp"
Lk(p") =
Lk(Si),
" E Si such that Lk(pl')
= ep,
e,,
which by Lemma I1 implies p :2:
2 p". But then from pp'' > pP we have
p' E Si.
Si. Also, since Si n Sj
Si =
= 0,
0 , we have p' rf.
@ Sj.
Si. So suppose for
a contradiction that epl
Lk(Sj). Then there must be a P'"
e,, E Lk(Si).
p'l' E Sj
Si
200615116

b

a

edge between Vi
vi and Vj.
vj. Figure 4(b) shows the program created for
figure 4(a).
the graph in figure

/
(a) A simple graph.

{xab :=
:= 1;
1 ; xac
:= 2}
2)
atomicaa {Xab
atomic
X ae :=
b
atomicb
{xab :=
:= 3;
3; xae
:= 4}
4)
atomic
{Xab
X ae :=
e
atomicC
{xac
:= 6;
6; xbc
:= 7;
7; xed
:= 5}
5)
atomic
{x
Xbe :=
Xed :=
ae :=
d
atomicd
{xed :=
:= 8}
8)
atomic
{Xed
(b) The corresponding atomic transactions.
(b)

Figure 4. Reduction Example

>

Lk(p'")
=£
ep,.
such that L
k (pili) =
p" But then by Lemma 1, we have p' 2: P"'.
pili.
S jj ,, a contradiction. Hence we must have £pl (j
@L
Lk(Sj),
Then p' E 5
k (5j ),
n Lk+l(S,)
= 0, which again contradicts
and therefore Lk+l(S,)
L k +1(5i ) n
Lk+1(5j ) =
(i, j ) r/:.
$! P(Lk+l).
2 'P.
P. 0
(i,j)
P(Lk+1). Therefore P(Lk+l)
P(Lk+1) ~

e,,

3.2 NP·Hardness
Although our algorithm maintains the maximum amount of parallelism, it may use more than the minimum number of locks. Ideally,
we would like to solve the following problem:
problem:

DEFINITION
Given a parallel program e
DEFINITION
5 (k-Mutex Inference). Given
and an integer k, is there a mutex selectionfinction
selection junction L for
for which
Irange(L)l =
= k and P
(L) =
= 'P?
P?
Irange(L)I
P(L)
From this, we can state the minimum mutex inference problem.

GivenaparallelproDEFINITION
DEFINITION
6 (Minimum Mutex Inference). Given
a parallel profind the minimum is k for
for which there a mutex selection
gram e,
e, jind
finction
Irange(L)l == k and P
( L ) == 'P.
P.
P(L)
junction L having Irange(L)I
However,
However, it turns out that the above problem is NP-hard. We
prove this by reducing minimum edge clique cover to the mutex
inference problem.
DEFINITION
DEFINITION 7 (Edge Clique Cover of size k). Given
Given a graph G
G ==
(V, E),
E ) , and a number k, is there
there a set ofcliques
of cliques W
Wl1 ,, .•.
. . . ,, W
Wkk C
V
(V,
~ V
E,, there exists some Wi that
such thatfor
that for every edge (V,
(v, Vi)
v') E E
contains both v and Vi?
v'?
DEFINITION
8 (Minimum Edge Clique Cover). Given
DEFINITION
Given a graph
G=
E),
find the minimum k for
for which there
= (V,
(V, E
) , jind
there is an edge clique
cover ofsize
of size kfor
k for G.
G.
LEMMA
NP-hard.
LEMMA3. Minimum Mutex Inference is NP-hard.

PROOF.The proof is by reduction from the Minimum Edge Clique
PROOF.
Specifically, given a graph G
G == (V,
(V, E),
E ) , we can
Cover problem. Specifically,
construct in polynomial time a program e such that there exists a
Irange(L)lI =
= k and
mutex selection function L for e for which Irange(L)
P(( L
L)) == 'P
P
P ifand
if and only if there exists an edge clique cover of size k
forGo
for G.
The construction algorithm is:
is:
• For every vertex Vi
vi E V, create an atomic transaction ai.
ai.
• For every edge (Vi,
Pij,
(vi, Vj)
vj) E E,
E , create a fresh global location pij,
aj.
Pij in the body of both ai and aj.
and add a dereference of pi,

Note that the only location that can be accessed in both of two
atomic transactions
Pij,, since there can be only one
transactions ai and aj
aj is p,,
6

case =}
+ Suppose that there exists a selection function L and an
Irange(L) I == k. Then we can construct an edge
integer k, such that Irange(L)I
W 1l , ...
...,, W
Wkk for G,
G, where Wi
W, ~
CV
V for 11 :::;
5 ii :::;
5 k. We
clique cover W
follows. For every lock £i
ei E range(L), we
construct these sets as follows.
construct the set Wi ~ V
V by adding to Wi all vertices Vj
v j such that
ei E LL(aj).
( a j ) . Here by L
( a j ) we mean the set of locks computed by
£i
L(aj)
a j . To prove W
W 1l ,, .•.
...,, W
Wkk is
applying L to every p dereferenced in aj.
cover, we must show that each Wi is a clique on G,
G,
an edge clique cover,
and that all cliques cover E.
E.
W, is
The first claim is easily proved by contradiction: assume Wi
G =
= (V,
(V, E);
E ) ; then there exists a pair of vertices
not a clique on G
V
E. In that case,
$! E.
case,
urn,
vnn E Wi such that the edge (V
(v,,m , V
v,)n ) r/:.
m,V
,
there is no location ppmn
created by the reduction algorithm that
a, and an.
a,. In that case, we have by definition
definition
is accessed in both am
( m , n)
n ) E 'P,
P, i.e., am
a, and an
a, can be executed in parallel. But,
that (m,
since V
v,,m , V
v,n E Wi, we get by construction of Wi
W, that there must
ti such that£i
that ti E L(a,)
e, E L(a,).
L(a m ) and £i
L(an). This would
exist a lock £i
( m , n)
n ) r/:.
$! P ((L
L )),, because both am
a, and an
a, acquire £i.
ti.
mean that (m,
Hence, we get P
( L ) =f.
# 'P,
P, a contradiction.
P(L)
Wi, 11 :::;
5 ii < k covers all
We also claim that the set of cliques Wi,
not: Then there
the edges in E
E.. To prove this, assume that it does not:
(v,, v,)n ) E E,
E, but there is no clique Wi covering
exists an edge (Vm,V
W, such that V
v,m E Wi
W, and V
v,n E Wi,
Wi,
that edge: i.e., there is no Wi
1 :::;
5 ii < k. By construction we have that the location ppmn
,
for 1
is
a, and an.
a,. By the definition
accessed in both atomic transactions am
ti such that L(p,,)
ti.Since both
of L, there must be a lock £i
L(Pmn) == £i.
a, and an
a, access p,
,
am
pmn,
the lock £i is held during both. In that
W, that contains both Vv,m and Vv,.n . This
case, there exists a clique Wi
contradicts the assumption, therefore all edges in E
E are covered by
Wl,
...,, Wk.
Wk.
the cliques W
1 , ...
To illustrate, suppose the lock selection function L for the program of Figure 4(b) uses 3 locks to synchronize this program, as
follows:
follows:

e,

Then the clique cover we construct for the graph for this mutex
Wl1
selection will include 3 cliques, one per lock in the range of L. W
el, which is
will include all the atomic sections that must acquire £1,
a,b and c;
c; W
W22 will include a,
a , b, and c and W
W33 will include c and d.
d.
Together, W
Wl,
W2,
W33 form an edge clique cover of size 3.
3.
Together,
1, W
2 , and W

+

case -¢= Suppose there exists an edge clique cover W 1l , ...
...,, W
Wk
k for
the graph G. Then we can construct a mutex selection function L
for e such that Irange(L)I
Irange(L)l =
= k and P
(L) =
= 'P.
P. We do this as
P(L)
e,. Then for every
follows. For every clique Wi we create a lock £i.
urn,
V,n E Wi we set L(pmn)
ti.
V
L(Pmn) == £i.
m,V
range@) =
= k. It remains to show P
(L) =
= 'P.
P. First,
Clearly, range(L)
P(L)
we show 'P
~ P
P(L).
PC
( L ) . Let (m,n)
( m , n ) E 'P,
P,meaning that two atomic
blocks am
a, and an
a, in the constructed program e can run in parallel,
or am
a, and an
a, do not access any variable in common. Therefore,
by construction of the program e,
e, graph G
G cannot include the edge
(v,,m , vv,).
(v
n ). This means that there is no clique Wi containing both
v,m and vv,.n . Then, there is no lock £i
ei that is held during both am
a,
V
a,, which gives (m,n)
(m, n ) E P
( L ) . Now we show P
(L) ~
C 'P.
P.
and an,
P(L).
P(L)
If (m,
P(L)
( m , n)
n) E P
( L ) then there is no lock £i
ei that is held for both am
a,
and an.
a,. From the construction of L we get that there is no clique
Wi that contains both Vv,m and vv,,n , therefore there is no edge in G
G
between V
v,m and V
v,.n . So, there is no common location ppmn
, accessed
by am
a, and an,
a,, which means (m,
( m , n)
n ) E 'P.
P.
For example, the graph of Figure 4(a), has a 2-c1ique
2-clique cover
Wl1 =
= {a,
{a, b, c}
c ) and W
W22 =
= {c,
{ c , d}.
d).
(which is also the minimum): W
The corresponding mutex selection for the program in Figure 4(b)
200615116

e;

would use 2 mutexes; e~ to protect
protect x,d.
Xed.

xab,
Xab, xbc
Xbe

and x,,,
X ae , and e~ to

Finally, the complexity of constructing a mutex inference prob(V,E)
E ) is obviously O(IVI
O(IV(+ lEI),
(El),and
lem e given a graph G = (V,
the complexity of constructing an edge clique cover given a mutex
I).
selection function L on ee is obviously O(k
O(k .. IV
(VI).
To sum up, we have shown that edge clique cover is polynomially reducible to mutex inference. Since Minimum Edge Clique
Cover is NP-hard,
NP-hard, we have proved that Minimum Mutex Inference
is also NP-hard. 0

+

4.
4. Discussion
One restriction of our analysis is that it always produces a finite
set of locks, even though programs may use an unbounded amount
of memory. Consider the case of a linked list in which atomic
sections only access the data in one node of the list at a time. In
this case, we could potentially add per-node locks plus one lock
for the list backbone. In our current algorithm, however, since
all the lock nodes are aliased, we would instead infer only the
list backbone lock and use it to guard all accesses to the nodes.
LOCKSMITH
[lo] provides special support for the per-node lock
LOCKSMITH[IO]
case by using existential types, and we have found it improves
precision in a number of cases. It would be useful to adapt our
approach to infer these kinds of locks within data structures.
structures. One
challenge in
in this case is maintaining lock ordering, since locks
would be dynamically generated. A simple solution would be to
use the run-time address of the lock as part of the order.
Our algorithm is correct only if all accesses to shared locations
occur within atomic sections [4].
[4]. Otherwise, some location could
be accessed simultaneously by concurrent threads, creating a data
race and violating atomicity.
atomicity. We could address this problem in two
LOCKSMITH on
ways. The simplest thing to do would be to run LOCKSMITH
the generated code to detect whether any races exist. Alternatively,
we could modify the sharing analysis to distinguish two kinds of
effects: those within an atomic section, and those outside of one. If
some location p is in the latter category, and p E shared, then we
have a potential data race we can signal to the programmer.
Our work is closely related to McCloskey et aI's
al's AutoIocker
[9],
[9], which also seeks to use locks to enforce atomic sections. There
are two main differences between our work and theirs. First, Autolocker requires programmers to annotate potentially shared data
with the lock that guards that location. In our approach, such a
lock is inferred automatically. However, in Autolocker, programmers may specify per-node locks, as in the above list example,
whereas in our case such fine granularity is not possible. Second,
Autolocker may not acquire all locks at the beginning of an atomic
section, as we
w e do, but rather delay until the protected data is actually dereferenced for the first time. This admits better parallelism,
but makes it harder to ensure the lack of deadlock. Our approaches
are complementary: our algorithm could generate the needed locks
and annotations, and then use Autolocker for code generation.
generation.
Flanagan et al [3]
[3] have studied how to infer sections of Java
programs that behave atomically, assuming that all synchronization has been inserted manually. Conversely, we assume the programmer designates the atomic section,
section, and we infer the synchronization. Later work by Flanagan and Freund [2]
[Z]looks at adding
missing synchronization operations to eliminate data races or atomicity violations. However, this approach only works when a small
number of synchronization operations are missing.
We are in the process of implementing our mutex inference
algorithm as part of a tool called LOCKPICK,
LOCKPICK,which inserts locking
operations in a given program with marked atomic transactions.
transactions.
LOCKPICK
LOCKPICK uses the points-to and effect analysis of LOCKSMITH
LOCKSMITH
to find all shared locations. The analysis extends the formal system
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described earlier to include label polymorphism, adding context
sensitivity. LOCKPICK
LOCKPICKuses a C type attribute to mark a function
as atomic. For example, in the following code:
int
i n t fooCint
f o o ( i n t arg)
arg) -__
- aattribute
t t r i b u t e - -__
( CCatomic))
( a t o m i c ) ) {(
II
// atomic
a t o m i c code

>

}

the function foo
f o o is assumed to contain an atomic section.
We expect LOCKPICK
LOCKPICKwill be a good fit for handling concurrency in Flux [1],
[I], a component language for building server applications. Flux defines concurrency at the granularity of individual components,
components, which are essentially a kind of function. The programmer can then specify which components (or compositions of
components) must execute atomically, and our tool will do
d o the rest.
Right now, programmers have to specify locking manually. We plan
to integrate LOCKPICK
LOCKPICKwith Flux in the near future.

5. Conclusion
Conclusion
We have presented a system for inferring locks to support atomic
sections in concurrent programs. Our approach uses points-to and
effects analysis to infer those locations that are shared between
threads. We then use mutex inference to determine an appropriate
set of locks for protecting accesses to shared data within an atomic
section. We have proven that mutex inference provides the same
amount of parallelism as if we had one lock per location.
In addition to the aforementioned ideas for making our approach
more efficient, it would be interesting to understand how optimistic
and pessimistic concurrency controls could be combined. In particular, the former is much better and handling deadlock, while the latter seems to perform better in many cases [9].
[9]. Using our algorithm
could help reduce the overhead and limitations (e.g., handling lIO)
110)
of an optimistic scheme while retaining its liveness benefits.
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ABSTRACT
ABSTRACT
Join patterns provide a higher level concurrent programming
programming
construct
construct than
than the
the explicit use of
of threads and locks and have
typically
typically been implemented with special syntax and run-time
support.
for a small
support. This
This paper presents a strikingly simple design for
number
number of
of higher order combinators which can be composed
together
patterns as a library in
together to
to realize
realize a powerful
powerful set ofjoin
of join patterns
an
an existing language.
language. The
The higher order combinators enjoy a lock
free implementation
implementation that uses
uses software transactional memory
(STM).
(STM). This
This allows joins patterns to
to be implemented simply as a
library
join
library and provides a transformational semantics for join
patterns.

1.
1. INTRODUCTION
INTRODUCTION
Join
Join patterns
patterns provide a way to write concurrent programs that
provide aa programming model which is higher level than the
direct
direct invocation of threads
threads and the explicit use of locks in a
specific
specific order.
order. This
This programming model has at its heart the notion
of
of atomically
atomically consuming
consuming messages from a group of channels and
then
then executing
executing some
some code that can use the consumed message
values.
values. Join
Join patterns can be used to easily encode related
concurrency
concurrency idioms like actors and active objects
objects [1][14] as
et. al.
al. in [4].
[4]. Join patterns typically occur as
shown by Benton et.
shown
language-level
language-level constructs
constructs with special syntax along with a
sophisticated
sophisticated implementation for
for a state
state machine which governs
the
the atomic consumption of messages. The contribution of this
is to
to show
show how
how join patterns can be modeled using a small
paper is
but powerful
powefil collection of higher order combinations which can
be implemented
implemented in
in a lock free
free style
style using software transactional
be
memory. The
The combinators
combinators are
are higher order because they take
memory.
functions (programs)
(programs) as
as arguments
arguments and return functions (programs
functions
as result)
result) which glue together the input programs to form a
as
resulting composite program which allows
allows us to make a domain
resulting
specific language for
for join patterns. All of this is achieved as a
specific
library in
in an
an existing language without requiring any special
library
syntax or
or run-time
run-time code.
code. The
The complete
complete implementation appears in
syntax
this paper.
paper.
this

Join patterns
patterns emerged from
from a desire to find higher level
Join
concurrency and communication constructs
constructs than locks and threads
concurrency
for concurrent and
and distributed programs [13][6].
[13:1[6]. For example, the
for
of Fournet and
and Gonthier onjoin
onjoin calculus [10][11] provides a
work of
process calculi which is
is amenable
amenable to direct implementation in a
process
distributed setting.
setting. Related work on JoCaml [8] and Funnel [20]
[20]
distributed
similar ideas
ideas in a functional setting.
setting. An adaptation ofjoinof joinpresent similar
calculus to
to an
an object-oriented setting
setting is found in Comega
calculus

extensions
) [4] and similar extensions
(previously known as Polyphonic c'C#)
[16].
have also been reported for Java [I
61.
join patterns promises
promises to provide
Concurrent programming using join
useful higher level abstractions compared with asynchronous
manipulate ports. Comega
message passing programs that directly manipulate
adds new language features to C'
C# to implement
implement join
join patterns.
Adding concurrency features as language extensions has many
compiler to analyze and
advantages including allowing the compiler
optimize programs and detect problems at compile time. This
of introducing a flexible collection
collection of
of
paper presents a method of
join operations which are implemented solely as a library. We do
join
of software transactional
transactional memories (STM)
assume the availability of
which may be implemented as syntactic language extensions or
just as a library. In this paper
paper we use the lazy
introduced just
functional programming language Haskell as our host language
for join
join patterns implemented
implemented in terms of
of STM because
because of
of the
implementation which provides composable memory
robust implementation
statically
transactions [13]
[I31 which also exploits the type system to statically
forbid side effecting operations inside STM. In Haskell
Haskell the STM
functionality is made available through a regular
regular library. We
of the composable nature of
of Haskell's
Haskell's STM
make extensive use of
join pattern elements which also
implementation to help define join
compensability properties. Other reasons for using
possess good compensability
Haskell include it support for very lightweight
lightweight threads which
join pattern
pattern programs with
with vastly
allows us to experiment with join
more threads than is practical using a language in which threads
are implemented directly with operating
operating system threads.

The remainder of
of this paper briefly presents
presents the salient features of
of
Comega and STM in Haskell and then goes on to show how join
join
patterns can be added as a library using STM. This paper contains
listings for several complete Comega and Haskell programs and
the reader is encouraged to compile and execute these programs.

2. JOIN
JOIN PATTERNS
PATTERNS IN COMEGA
COMEGA
The polyphonic extensions to C'
C# comprise just
just two new concepts:
(i) asynchronous methods which return control to the caller
caller
immediately and execute the body of
of the method concurrently;
and (ii) chords (also known as 'synchronization
'synchronization patterns'
patterns' or 'join
'join
patterns')
patterns') which are methods whose execution is predicated by
the prior invocation of
of some null-bodied asynchronous methods.

2.1 ASYNCHRONOUS
ETHODS
ASYNCHRONOUS M
METHODS
The code below is a complete Comega program that demonstrates
an asynchronous method.

using System ;;

s t a t i c void Main()
Main0
static
{

public class
c l a s s MainProgram

{

°;

=
=

new Buffer ()
()

;

buf..Put
Put (42)
buf
( 4 2 ) ;;

{ public class
c l a s s ArraySummer
( public async sumArray

buf
buf

buf
.Put (66)
( 6 6 ) ;;
buf.Put
Console.WriteLine (buf.Get() + " " +

( i n t [ ] intArray)
intarray)
(int[]

buf. Get ())

int sum == 0 ;

;

foreach (int
(int value in
i n intArray)
intArray)
foreach
sum += value ;;

("Sum
Console.WriteLine ("Sum

= "" +
+ sum)
sum) ;

)

1
s t a t i c void Main()
Main ( )
static
( Summer =
= new ArraySummer
ArraySummer

()
( ) ;;

Summer.sumArray
Summer.sumArray (new
(new int[]
int[l (I,
( 1 , 0,
0,

6,
6, 3,
3, 51)
5)) ;

Summer.sumArray
Summer.sumArray (new
(new int[]
int[l (3,
{ 3 , 1,
1, 4,
4, 1,
1, 21)
2)) ;

("Main method done.")
done.") ;
Console.WriteLine ("Main

1
}

Comega introduces the async keyword to identify an
asynchronous method. Calls to an asynchronous
asynchronous method return
asynchronous
immediately and asynchronous methods do not have a return type
(they behave as if their return type is void).
void). The sumArray
asynchronous method captures an array from the caller and its
body is run concurrently with respect to the caller's context. The
compiler may choose a variety of schemes for implementing the
concurrency. For example, a separate thread could be created for
the body of the asynchronous method or a work item could be
created for a thread pool or, on a multi-processor or multi-core
machine, the body may execute in parallel with the calling
s m r r a y does not need to wait
context. The second call to the sumArray
until the body of the sumArray
s u d r r a y method finishes executing from
smrray.
the first call to sumArray.
In this program the two calls to the sumArray
s u d r r a y method of the
Summer
summer object behave as if the body of sumArray
s m r r a y was forked off
as a separate thread and control returns immediately to the main
as
program. When this program is compiled and run it will in general
write out the results of the two summations and the Main method
done text in arbitrary orders. The Comega compiler can be
from: http://research.microsoft.com/Comega/
htto://research.microsoft.com/Con~e~a/
downloaded from:

2.2
2.2 CHORDS
CHORDS
The code below is a complete Comega program that demonstrates
how a chord can be used to make a buffer.

The && operator groups together methods that form ajoin
a join pattern in
Comega. A join pattern that contains only asynchronous methods
will concurrently execute its body when all of the constituent
methods have been called.
called. A join pattern may have one (but not
more) synchronous method which is identified by a return type
async. The body for a synchronous join
fires
other than async.
join pattern fires
when all the constituent methods (including the synchronous
method) are called. The body is executed in the caller's context
(thread). The Comega join
join pattern behaves like a join
join operation
(e.g. in JJoCaml)
oCaml) with the methods taking
over a collection of ports (e.g.
putt method are similar
on a role similar to ports. The calls to the Pu
asynchronous message send (or post) to
in spirit to performing an asynchronous
a port. In this case the port is identified by a method name (i.e.
put).
put 'port'
'port' occur in
put). Although the asynchronous posts to the Put
put 'port' in
series in the main body the values will arrive in the Put
an arbitrary order. Consequently the program shown above will
have a non-deterministic output writing either "42 66" or "66
42".

CONCURRENT
HASKELL
3. STM IN CONCURRENT
HASKELL
Software Transactional Memory (STM) is a mechanism for
coordinating concurrent threads. We believe that STM offers a
much higher level of abstraction than the traditional combination
of locks and condition variables, a claim that this paper should
substantiate. The material in this section is largely borrowed
directly from [2]. We briefly review the STM idea, and especially
its realization in concurrent Haskell; the interested reader should
consult [9] for much more background and details.

[21] is an extension to Haskell 98, a pure,
Concurrent Haskell [21]
language. It provides explicitlylazy, functional programming language.
forked threads, and abstractions for communicating between
so,
them. These constructs naturally involve side effects and so
given the lazy evaluation strategy,
strategy, it is necessary to be able to
t~
control exactly when they occur. The big breakthrough came
[22] . Here is the key
from using a mechanism called monads [22]
10 a is an "I/O
"I10 action" that, when
idea: a value of type 10
performed may do some input/output
inputloutput before yielding a value of
type a.
putChar and getChar
a. For example, the functions
functions putchar
getchar have
types:
types:

using System;
System ;

public class
c l a s s MainProgram
MainProgram
( public class
c l a s s Buffer
{ public async Put

getChar
getchar ..
: : 10
I0 Char
(int
(int value)
value) ;;

public int Get ()
() &
& Put(int
Put (int value)
value)
({ return value ;; I}
}

putChar : : Char -> 10
putchar
I0 ()
0

That is, putchar
110 action that
that,
putChar takes a Char and delivers an 110
while
when performed, prints the string on the standard output; whil~
get
Char is an action that, when performed, reads a character
getchar
from the console and delivers it as the result of the action. A
complete program must define an I/O
I10 action called main;

executing the program means performing that action.
action. For
example:
example:
main ::
: : 10
I0 ()
()
main =
putChar 'x'
= putchar
'x'

I/O
110 actions can be glued together by a monadic bind combinator.
This is normally used through some syntactic sugar, allowing a Clike syntax. Here, for example, is a complete program that reads a
character and then prints it twice:

Splitting the world into STM actions and I/O
VO actions provides two
valuable guarantees:
guarantees: (i) only STM actions and pure computation
can be performed inside a memory transaction; in particular I/O
V0
actions cannot; (ii) no STM actions can be performed outside a
transaction, so the programmer cannot accidentally read or write a
TVar
TVar without the protection of atomically.
atomically. Of course, one can
always write atomically (readTvar
v)
( r e a d ~ ~ aV
r
) to read a TVar
TVar in a trivial
transaction, but the call to atomically cannot be omitted. As an
example, here is a procedure that atomically increments a TVar:
TVar:
incT
incT ::
: : TVar
TVar Int
Int ->
-> 10
I0 ()
0

incT vv = atomically
atomically (do
(do xx <<- readTVar
incT
readTVar v
v
main

=

writeTVar
writeTVar vv (x+l))
(x+l))

do {( Cc <<- getChar;
getchar; putchar
c; putchar
do
putChar c;
putChar cc }1

Threads in Haskell communicate by reading and writing
transactional variables, or TVars.
TVars. The operations on TVars are
as follows:
follows:

A transaction can block using retry:

data
data TVar
TVar aa
newTVar
newTVar
readTVar
readTVar
writeTVar
writeTVar

·: :.
·: :.
·: :.

The implementation guarantees that the body of a call to
atomically runs atomically with respect to every other thread; for
example, there is no possibility that another thread can read v
wri
r e a d ~ ~ and
ar w
r iteTVar
t e ~ ~ aofrincT.
inc~.
between the readTVar

-> STM (TVar
(TVar a)
a)
aa ->
TVar aa ->
-> STM aa
TVar

retry ..
: : STM aa

TVar
TVar aa ->
-> aa ->
-> STM ()
0

All these operations all make use of the STM
STM monad,
monad, which
supports a carefully-designed
carefully-designed set of transactional operations,
including allocating, reading and writing transactional variables.
The readTVar
wri teTVar operations both return STM
readTVar and writeTVar
actions,
actions, but Haskell allows us to use the same do
do { ...
. . . ) syntax
to compose STM actions as we did for I/O actions. These STM
actions remain tentative during their execution: in order to expose
an STM action to the rest of the system, it can be passed to a new
function atomically, with type

The semantics of retry is to abort the current atomic transaction,
and re-run it after one of the transactional variables has been
updated. For example, here is a procedure that decrements a
TVar,
TVar,but blocks if the variable is already zero:
decT
decT ::
: : TVar
TVar Int
Int ->
-> 10
I0 ()
()
decT
readTVar v
v
decT vv == atomically
atomically (do
(do xx <- readTVar
when
when (x
(x ==
== 0)
0)
retry
retry
writeTVar
writeTVar vv (x-I))
(x-1))

atomically
atomically ..
: : STM aa ->
-> 10
I0 aa

It takes a memory transaction, of type STM a,
a, and delivers an I/O
I10

action that, when performed, runs the transaction atomically with
respect to all other memory transactions. For example, one might
say:
main = do
do {(

. . .;

atomically
atomically (getR
(getR rr 3);
3); ...
. . . }1

Operationally, atomically takes the tentative updates and actually
applies them to the TVars
TVars involved, thereby making these effects
visible to other transactions. The atomically function and all of
the STM-typed operations are built over the software
transactional memory. This deals with maintaining a per-thread
transaction log that records the tentative accesses made to TVarS.
TVarS.
When atomically is invoked the STM checks that the logged
accesses are valid -- Le.
i.e. no concurrent transaction has committed
conflicting updates. If the log is valid then the STM commits it
atomically to the heap. Otherwise the memory transaction is reexecuted with a fresh log.
log.

The when function examines a predicate (here the text to see if x
is 0) and if it is true it executes a monadic calculation (here
retry).
Finally, the orElse
orElse function allows two transactions to be tried in
sequence: (sl
(sl 'orElse'
'orElse' s2)
s2) is a transaction that first attempts
ssl;
1; if it calls retry, then s2
s2 is tried instead; if that retries as well,
For example, this
orElse retries.
then the entire call to orElse
procedure will decrement vl
vl unless vI
vl is already zero, in which
case it will decrement v2.
v2. If both are zero, the thread will block:
decPair
vI vI
decPair vl
vl ..
: : TVar
TVar Int
Int ->
-> TVar
TVar Int
Int ->
-> 10
I0 ()
()
decPair
vI v2
decPair vl
v2

=
vI 'orElse'
= atomically
atomically (decT
(decT vl
'orElse' decT
decT v2)
v2)
In addition, the STM code needs no modifications at all to be
robust to exceptions. The semantics of atomically is that if an
exception is raised inside the transaction, then no globally visible
state change whatsoever is made.

An example of how a concurrent data structure from the Java
JSR-166 [18]
[I81 collection can be written using STM in Haskell
appears in [2].
[2].

4. IMPLEMENTING
JOINS
IMPLEMENTING
JOINSWITH
WITHSTM
4.1
CHANNELS
4.1 TRANSACTED
TRANSACTED
CHANNELS
To help make join patterns out of the STM mechanism in Haskell
we shall make use of an existing library which provides
transacted channels:
channels:

taskA chanA
taskA
chanA chanB
chanB

Assuming this program is saved in a file called Join2
hs it can
Join2.. hs
be compiled using the commands shown below. The Glasgow
compiler
can
downloaded
from
Haskell
be
http://wv>iW.haskell.org/ghc/
htt~://~v~w.haskell.org/ghc/
$ ghc
join2.exe
ghc --make
--make -fglasgow-exts
-fglasgow-exts Join2.hs
Join2.h~-0
-0 join2.exe
Chasing
Chasing modules
modules from:
from: Join2.hs
Join2.h~
Compiling
Compiling Main

data
data TChan
TChan aa
newTChan ::
newTChan
: : STM
STM (TChan
(TChan a)
a)
readTChan ::
readTChan
: : TChan
TChan aa ->
-> STM aa
writeTChan ::
writeTChan
: : TChan
TChan aa ->
-> aa ->
-> STM ()
()

A new transacted channel is created with a call to newTChan.
newTChan. A
readTChan and a value is written
value is read from a channel by readTChan
teTChan. These are tentative operations which occur
by wri
writeTChan.
inside the STM monad and they have to be part of an STM
expression which is the subject ofa
of a call to atomically
atomically in order
to actually execute and commit.

4.2
JOIN
4.2 SYNCHRONOUS
SYNCHRONOUS
JOINPATTERNS
PATTERNS
A first step towards trying to approach a join
join pattern like feature
of Comega is to try and capture the notion of a synchronous join
join
pattern. We choose to model the methods in Comega as channels
in Haskell. We can then model a join
join pattern by atomically
reading from multiple channels. This feature can be trivially
implemented using an STM as shown in the definition of join2
j oin2
below.
module Main
where
where
import
Concurrent
import Control.
Control.Concurrent
import
import Control.Concurrent.STM
Control.Concurrent.STM
join2 ::
b)
join2
: : TChan
TChan aa ->
-> TChan
TChan bb ->
-> 10
I0 (a,
(a, b)
join2 chanA
join2
chanA chanB
chanB

=
=

atomically
readTChan chanA
atomically (do
(do aa <<- readTChan
chanA
bb <readTChan chanB
<- readTChan
chanB

(( Join2.hs,
Join2.hs, Join2.0
Join2.0 ))

Linking ...
Linking
...
$ ./join2.exe
./join2.exe
taskA got:
taskA
got: (42,75)
(42,75)

In this program the join2
j oin2 function takes two channels and
returns a pair of values which have been read from each channel.
If either or both of the channels are empty then the STM aborts
and retries. Using this definition of join2
j oin2 we still do not have a
full chord yet and we have to piece together the notion of
synchronizing on the arrival of data on several channels with the
code to execute when the synchronization fires.
fires. This is done in
the function taskA.
taskA.
The implementation of the join
join mechanism in other languages
might involve creating a state machine which monitors the arrival
of messages on several ports and then decides which handler to
run. The complexity of such an implementation is proportional to
the number of ports being joined. Exploiting the STM mechanism
in Haskell gives a join
join style synchronization almost for free but
the cost of this implementation also depends on the size of the
values beings joined because these values are copied into a
transaction log.
log.

4.3
JOIN
4.3 ASYNCHRONOUS
ASYNCHRONOUS
J
o m PATTERNS
PATTERNS
In the code above taskA
join
taskA is an example of a synchronous
synchronous join
pattern which runs in the context of the caller. We can also
join with a recursive call:
program a recurring asynchronous
asynchronous join
module Main
where
where
import
Concurrent
import Control.
Control.Concurrent
import
import Control.Concurrent.STM
Control.Concurrent.STM

return
b)
return (a,
(a, b)
)

taskA
taskA ::
: : TChan
TChan Int
Int ->
-> TChan
TChan Int
Int ->
-> 10
I 0 ()
0
taskA
taskA chanl
chanl chan2
chan2

=
=

do
join2 chan
I chan2
do (vI,
(vl, v2)
v2) <<- join2
chanl
chan2
putStrLn ("taskA
putStrLn
("taskA got:
got: " ++ show
show (vI,
(vl, v2))
v2))

main
= do
=
do chanA
chanA <<- atomically
atomically newTChan
newTChan
chanB
chanB <<- atomically
atomically newTChan
newTChan
atomically
(writeTChan
atomically (writeTChan chanA 42)
42)
atomically
(writeTChan chanB
chanB 75)
75)
atomically (writeTChan

join2 ::
b ->
join2
: : TChan
TChan aa ->
-> TChan
TChan b
-> 10
I0
join2 chanA
join2
chanA chanB
chanB
=
= atomically
atomically (do
(do aa <<- readTChan
readTChan
b <b
<- readTChan
readTChan
return
return (a,
(a, b)
b)

(a,
(a, b)
b)
chanA
chanA
chanB
chanB

1
asyncJoin2
asyncJoin2 chanl
chanl chan2
chan2 handler
handler

=
= forkIO
fork10 (asyncJoinLoop2
(asyncJoinLoop2 chanl
chanl chan2
chan2 handler)
handler)
asyncJoinLoop2
asyncJoinLoop2 chanl
chanl chan2
chan2 handler
handler

=
join2 chanl
= do
do (vI,
(vl, v2)
v2) <<- join2
chanl chan2
chan2

forkIO
fork10 (handler
(handler vI
vl v2)
v2)
asyncJoinLoop2
1 chan2
asyncJoinLoop2 chan
chanl
chan2 handler
handler

taskA
taskA ..
: : Int
Int ->
-> Int
Int -> 10
I0 ()
()
taskA
taskA vI
vl v2
v2
==

putStrLn
putStrLn ("taskA
("taskA got:
got: "" ++
++ show
show (vI,
(vl, v2))
v2))

taskB
taskB : : Int
Int ->
-> Int
Int -> 10
I0 ()
0
taskB
taskB vI
vl v2
v2
==

putStrLn
putStrLn ("taskB
("taskB got:
got: "" ++
++ show
show (vI,
(vl, v2))
v2))

of the synchronous >>>
»> combinator
combinator is to
channels). The purpose of
take a join
join pattern and execute a handler when it fires. The result
result
of the join
join pattern. We use a
of the handler expression is the result of
of the join
join pattern
pattern
lambda expression to bind names to the results of
although we could also have used a named function. A sample
join pattern is shown in the definition
definition of
of the function example.
example.
join
module Main
module
where
where
import Control.Concurrent
Control.Concurrent
import
import Control.Concurrent.STM
Control.Concurrent.STM
import
infixl
5 &&
infixl 5

main
main
==

infixl 3
3 »>
infixl
>>>

do
Chan
do chanA
chanA <- atomically
atomically newT
newTChan
chanB
atomically newTChan
newTChan
chanB <- atomically
chanC
chanC <- atomically
atomically newTChan
newTChan

((&)
&)
((&)
&)

atomically
atomically (writeTChan
(writeTChan chanA
chanA 42)
42)

=

::
TChan a
a ->
-> TChan b ->
-> STM (a,
(a, b)
b)
: : TChan
chanl chan2
chan2
chanl

do a
a <<- readTChan
readTChan chanl
chanl
do

atomically
(writeTChan chanC
chanC 75)
75)
atomically (writeTChan

b <<- readTChan
readTChan chan2
chan2
b

atomically
atomically (writeTChan
(writeTChan chanB
chanB 21)
21)

return (a,
(a, b)
b)
return

atomically
(writeTChan chanB
chanB 14)
14)
atomically (writeTChan
asyncJoin2
asyncJoin2 chanA
chanA chanB
chanB taskA
taskA
asyncJoin2
asyncJoin2 chanB
chanB chanC
chanC taskB
taskB

(»»
a ->
-> (a
(a ->
-> I0
10 b)
b) ->
-> I0
10 b
(>>>) ::
: : STM a
(»»
joinPattern handler
(>>>) joinpattern

threadDelay
threadDelay 1000
1000

=
=

do results
results <<- atomically
atomically joinpattern
joinPattern
do
results
handler results

asyncJoin2
is different from join2
join2 in two important
asyncJoin2 here is

respects.
respects. First, the
the intention is that the join should automatically
re-issue.
re-issue. This
This is
is done
done by recursively calling asyncJoinLoop2.
asyncJoinLoop2.
Second,
Second, this
this version concurrently executes the body (handler)
(handler)
when the
the join synchronization
synchronization occurs
occurs (this corresponds to the case
in Comega when a chord only contains asynchronous
asynchronous methods).
in
This example
example spawns
spawns off two threads
threads which compete for values
This
on a shared
shared channel.
channel.
on

example chanl
chanl chan2
chan2
example
chanl && chan2
chan2 >>>
»> \ (a,
(a, b)
b) ->
-> putStrLn (show
(show
= chanl
(a,
b))
(a, b))

main

= do
do chanl
chanl <<- atomically
atomically newTChan
newTChan
chan2 <<- atomically
atomically newTChan
newT Chan
chan2

either thread captures
captures values from
from a join pattern it then
When either
forks off a handler thread to deal with these values and
forks
immediately starts
starts to
to compete for
for more values from the ports it is
immediately
is a sample
sample execution of this program:
watching. Here is
./main
>> ./main
taskA got:
got: (42,21)
(42,21)
taskA
taskB got:
got: (14,75)
(14,75)
taskB

atomically
atomically (writeTChan
(writeTChan chanl
chanl 14)
14)
atomically
atomically (writeTChan
(writeTChan chan2
chan2 "wombat")
"wombat")
example
example chanl
chanl chan2
chan2

This program writes "
(14, "wombat")
". We can define an
"(14,
"wombat")".
operator for performing
performing replicated asynchronous joins
joins in a similar
way, as shown below.

...

4.4 HIGHER
HIGHER
ORDERJOIN
JOINCOMBINATORS
COMBINATORS
4.4
ORDER
allows the definition of infix symbols which can help to
Haskell allows
make the
the join patterns much easier to read. This section presents
make
some type
type classes which in conjunction with infix symbols
some
convenient syntax for
for join patterns.
provide a convenient
A synchronous
synchronous join pattern can be represented using one infix
operator to
to identify channels to be joined and another operator to
operator
apply the
the handler.
handler. The
The infix operators are declared to be left
apply
associative and
and are
are given
given binding strengths. The purpose of the &
&
associative
combinator is
is to
to compose
compose together the elements
elements of a join
join pattern
combinator
which identify when the join should fire
fire (in this case it identifies
which

( > ! > ) ::
: : STM a
) ) ->
(>!»
a ->
-> (a
(a ->
-> I0
10 (())
-> I0
10 (())
( > ! > ) joins
(>!»
joins cont
cont
=
=

do
do fork10
forkIO (asyncJoinLoop
(asyncJoinLoop joins
joins cont)
contI
return
return (()) -- discard thread ID

asyncJoinLoop
asyncJoinLoop joinpattern
joinPattern handler

= do
do results
results <<- atomically
atomically joinpattern
joinPattern
fork10
forkIO (handler
(handler results)
results)
asyncJoinLoop
joinpattern
asyncJoinLoop joinPattern handler

example chanl
chanl chan2
chan2
example
= chanl
chanl &
& chan2
chan2 >!>
> ! > \ (a,
(a, b)
-> putStrLn
(show
=
b) ->
putStrLn (show

((a,
((a, b»))
b)))

example
example chanl
chanl chan2
chan2 chan3
chan3

chanl &
& chan2
chan2 &
& chan3
chan3 »>
>>> \ ((a,
((a, b),
c) ->
->
= chanl
b), c)
putStrLn (show
putStrLn
(show [a,b,c])
[a,b,cl )

main

=
= do
do chanl
chanl <- atomically
atomically newTChan
newTChan
chan2
chan2 <- atomically
atomically newTChan
newTChan

chan2 <<- atomically
atomically newTChan
newTChan
chan2

(writeTChan chan2
chan2 "wombat")
"wombat")
atomically (writeTChan
atomically

chan3
chan3 <<- atomically
atomically newTChan
newTChan

atomically
(writeTChan chanl
chanl 45)
45)
atomically (writeTChan

atomically
(writeTChan chan1
chanl 14)
14)
atomically (writeTChan

atomically
(writeTChan chan2
chan2 "numbat")
"numbat")
atomically (writeTChan

atomically (writeTChan
(writeTChan chan2
chan2 75)
75)
atomically

example chan1
chanl chan2
chan2
example

atomically
(writeTChan chan3
chan3 11)
11)
atomically (writeTChan

threadDelay
threadDelay 1000
1000

example
chan2 chan3
chan3
example chanl
chanl chan2

(14,
(14,"wombat")
"wombat")

(45,"numbat")
"numbat")
(45,

The asynchronous pattern
pattern>> ! > runs indefinitely or until the main
program ends and brings down all the other threads. One could
join pattern which gets notified when it
write a variant of this join
becomes indefinitely blocked (through an exception). This
exception could be caught and used to terminate
asyncJoinLoop.
asyncJoinLoop. We choose to avoid such asynchronous
finalizers.
We can use Haskell's multi-parameter type class mechanism to
overload the definition of & to allow more than two channels to be
joined. Here we define a type class called Joinable
Joinable which
allows us to overload the definition of &. There instances are
given: one for the case where both arguments are transacted
given:
channels; one for the case where the second argument is an STM
channels;
expression (resulting from another join
join pattern); and one for the
case where the left argument is an STM expression. A fourth
instance for the case when both arguments are STM expressions
has been omitted but is straight forward to define.
class
class Joinable
Joinable tl
tl t2
t2 where
where
b ->
b)
: : tl
tl aa -> t2
t2 b
-> STM
STM (a,
(a, b)

instance
instance Joinable
Joinable TChan
TChan TChan
TChan where
where

(&)
(&)

do chanl
chanl <<- atomically
atomically newTChan
newTChan
= do

atomically (writeTChan
(writeTChan chanl
chanl 14)
14)
atomically

chanl and chan2
chan2 is
The continuation associated with the joins on chanl
fires. A sample output is:
is:
run each time the join pattern fires.

(&)
(&)

main

=
=

join2
join2

instance
instance Joinable
Joinable TChan
TChan STM
STM where
where

(&)
join2b
(&) =
= join2b

instance Joinable
Joinable STM
STM TChan
TChan where
where
instance
(&) a
a b
do (x,y)
(x,y) <- join2b
(&)
b == do
join2b b
b aa

One problem with this formulation is that the && operator is not
associative. The & was defined to be a left-associated infix
operator which means that different shapes of tuples are returned
from the join pattern depending on how the join
join pattern is
bracketed. For example:
examplel
example1 chanl
chanl chan2
chan2 chan3
chan3
=
b), c)
= (chanl
(chanl &
& chan2)
chan2) &
& chan3
chan3 »>
>>> \ ((a,
((a, b),
c) ->
->
putStrLn (show
(show [a,b,c])
[a,b,cl )
example2
example2 chanl
chanl chan2
chan2 chan3
chan3
=
= chanl
chanl &
& (chan2
(chan2 &
& chan3)
chan3) »>
>>> \ (a,
(a, (b,
(b, c))
c) ) ->
->
putStrLn (show
(show [a,b,c])
[a,b,c] )

It would be much more desirable to have nested applications of
the & operator return a flat structure. We can address this problem
in various ways. One approach might be to use type classes again
>>> which fix-up the return
to provide overloaded definitions for »>
type to be a flat tuple. This method is brittle because it requires us
to type in instance declarations that map every nested tuple
pattern to a flat tuple and we can not type in all of them. Other
approaches could exploit Haskell's dynamic types or the template
facility for program splicing to define a meta-program that rewrites nested tuples to flat tuples. We do not go into the details of
these technicalities here and for clarity of exposition we stick with
the nested tuples for the remainder of this paper.

4.5 JOINS
JOINSON LISTS
LISTSOF CHANNELS
CHANNELS
Joining on a list of channels is easily accomplished by mapping
the channel reading operation on each element of a list. This is
demonstrated in the one line definition of joinlist
joinList below.
joinList
: : [TChan
[TChan a]
a] ->
-> STM [a]
[a]
joinList ::
joinList
joinList

=
=

mapM readTChan
readTChan

example channels
channels chan2
chan2
example
=
joinList channels
b) ->
= joinList
channels &
& chan2
chan2 »>
>>> \ (a,
(a, b)
->
b))
putStrLn (show
(show (a,
(a, b))

return
(y, x)
x)
return (y,

main
join2b ..
b -> STM
b)
: : TChan
TChan aa ->
-> STM
STM b
STM (a,
(a, b)
join2b
join2b
chanl stm
stm
join2b chanl

=
= do
do aa <- readTChan
readTChan chanl
chanl
b <- stm
b
stm
return (a,
(a, b)
return
b)

=
=

do
do chanl
chanl <- atomically
atomically newTChan
newTChan
chan2
chan2 <- atomically
atomically newTChan
newTChan
chan3
chan3 <- atomically
atomically newTChan
newTChan
atomically
atomically (writeTChan
(writeTChan chanl
chanl 14)
14)

-> putStrLn (show
(show «a,
((a, b)))
b) 1 )

atomically (writeTChan
(writeTChan chan2
chan2 75)
75)
atomically (writeTChan
(writeTChan chan3 11)
11)

else
chanl &
& chan2
chan2 &
& chan3 >!>
> ! > \\ «a,
((a, b),
b), c)
c)

example [chanl,
[chanl, chan2]
chan21 chan3

->
-> putStrLn (show
(show (a,
((a, b,
b, c)))
c)))

This program writes out"
, 75]I ,,11)
11 ) ". One can define a join
join
out " (( [ 14
14,75
over arrays of ports in a similar way. For greater generality one
could define a type class to introduce a method for mapping a
type T (TChan
(TChan a)
a) to the isomorphic type T aa by performing
readTChan operations on each channel. One could also look into
ways of overloading & to operate directly over lists and arrays but
applying the joinList function
function as shown above seems to work
a join pattern.
well and interacts well as an expression in ajoin

4.6 CHOICE
CHOICE
The biased choice combinator allows the expression of a choice
join patterns. The choice is biased because it will
between two join
always prefer the first join
join pattern if it can fire.
fire. Each alternative is
represented by a pair which contains a join
join pattern and the action
to be executed if the join pattern fires.
(1+1)::
(!+I)
: : (STMa,
( S T M a , a->IOc)->
a -> I O c ) ->
(STM
(STM b,
b, b -> IO
I0 c)
C ) ->
->
IO
I 0 cc
(1+1)
( 1 +I )

(joina,
(joina, actionl)
actionl) (joinb,
(joinb, action2)
action2)

= do
d o io <- atomically
atomically
(do
(do aa <- joina

return (actionl
(actionl a)
a)

In this example the value of the variable nurnSensors
numsensors is used to
determine which join
join pattern is executed. A more elaborate
example would be a join
join pattern which used the values read from
from
the patter to dynamically construct a new join
join pattern in the
join pattern which
handler function.
function. Another example would be a join
returns channels which are then used to dynamically construct a
join pattern in the handler function.
join
function.
Statically defined joins enjoy more opportunities for efficient
compilation and analysis than dynamically constructed joins.

4.8
JOINS
4.8 CONDITIONAL
CONDITIONAL
JOINS
Sometimes
join pattern to fire only
Sometimes it is desirable to predicate a join
when some guard conditions are met or only if the values that
join pattern satisfy a certain criteria.
would be read by the join
We can avoid the complexities of implementing conditional join
join
patterns through tricky concurrent programming and language
extension by once again exploiting the STM library interface in
Haskell. First we define guards that predicate the consumption of
a value from a channel.
channel.
(?)
(?)

::
::

TChan aa -> Bool -> STM aa

(?)
( ? ) chan predicate
=

if predicate then

readTChan chan

'orElse'

else

do
d o b <- joinb

retry

b))
))
return (action2
(action2 b
io
io

Here the orElse combinator is used to help compose alternatives.
This combinator tries to execute the first join
join pattern (joina)
(joina) and
if it succeeds a value is bound is the variable a and this is used as
input to the 10
join pattern can
I 0 action called actionl.
actionl. If the first join
not fire the first argument of orElse performs a retry and then
j oinb).
the second alternative is attempted (using the pattern joinb).
This will either succeed and the value emitted from the joinb
j oinb
pattern is then supplied to action2
action2 or it will fail and the whole
STM express will perform a retry.
A fairer choice can be made by using a pseudo-random variable to
dynamically construct an orElse expression which will either
joinb. Another option is to keep alternating the
bias joina or joinb.
roles of joina and joinb by using a transacted variable to record
which join pattern should be checked first.
first.

4.7 DYNAMIC
JOINS
DYNAMIC
JOINS
Join patterns in Comega occur as declarations which make them a
very static construct.
construct. Often one wants to dynamically construct a
join pattern depending on some information that is only available
at run-time. This argues for join patterns occurring as expressions
or statements rather than as declarations. Since in our formulation
just expressions
join patterns are just
expressions we get dynamic joins for free.
free.
Here is a simple example:
example numsensors
numSensors nurnSensors
nunsensors chanl chan2
chan2 chan3
chan3

=
= 2 then
= if numSensors
numsensors =
chanl &
b)
& chan2
chan2 >!>
> ! > \\ (a,
(a, b)

example cond chanl
chanl chan2
chan2
=
b) ->
= (chanl
(chanl ?? cond)
cond) &
& chan2
chan2 »>
>>> \ (a,
(a, b)
->
putStrLn (show
(show (a,
(a, b))
b))

The guards expressed by ? can only be boolean expressions and
one could always have written a dynamically constructed join
join
ret ry
pattern instead of a guard. The implementation exploits the retry
function in the Haskell STM interface to abort this transacted
channel read if the predicate is not satisfied.
satisfied.
join would want to access some
A more useful kind of conditional join
shared state about the system to help formulate the condition.
Shared state for STM programs can only be accessed via the STM
monad so we can introduce another overloaded version of ??
which takes a condition in the STM monad:
(?)
( ? ) ::
: : TChan aa ->
-> STM Bool ->
-> STM aa
(?)
( ? ) chan predicate
=

do cond <<- predicate
if cond then
readTChan chan
else
retry

Now the predicate can be supplied with transacted variables
which can be used to predicate the consumption of a value from a
channel. These conditions can also update shared state. Several
guards can try to update the shared state at the same time and the

STM mechanism will ensure that only consistent updates are
allowed.
This definition of ? also allows quite powerful conditional
expressions to be written which can depend on the values that
join pattern. The
would be read from other channels in the join
condition STM predicate can be supplied with the channels in the
join pattern or other transacted variables to help fonn
form the
forms ofjoin
of join e.g. sometimes
predicate. This allows quite dynamic fonns
performing a join
chanl and chan2
chan2 and
perfonning
join pattern on channels chan1
sometimes
perfonning a join pattern on channels chan1
sometimes performing
chanl and
chanl.
chan3 depending on the value read from chanl.
A special case of the STM predicate version of ? is a conditional
join
join that tests to see if the value that would be read satisfies some
? ? which takes such
predicate. The code below defines a function ??
a predicate function as one of its arguments. The example shows a
chanl is
join pattern which will only fire if the value read on chan1
greater than 3.
( ? ? ) ::
: : TChan aa ->
-> (a
( a ->
-> Boo1)
Bool) -> STM aa
(??)
(??)
( ? ? ) chan predicate
=
=

<- readTChan chan
do value <if predicate value then
return value
else
retry

example chanl chan2
=

(chanl ??
? ? \x ->
-> x > 3)
3) &
& chan2 »>
>>> \\ (a,
(a, b)
(chanl
b)

-> putStrLn (show
(show (a,
(a, b
))
->
b))

A conditional join pattern could be implemented in Comega by
returning a value to a port if it does not satisfy some predicate. If
several threads read from the same port and then return the values
they read there is a possibility that the port will end up with
values returned in a different order. Furthennore,
Furthermore, other threads
can make judgments
judgments based on the state of the port after the value
has been read but before it has been returned. The conditional
fonnulations
formulations that we present where atomically remove values
from a port when a predicate is satisfied so they do not suffer
from such problems.

4.9 NON-BLOCKING
NON-BLOCKING VARIANTS
VARIANTS
Non-blocking variants may be made by composing the blocking
versions of join patterns using orElse with an alternative that
returns negative status infonnation.
information. This is demonstrated in the
definition of nonBlockingJoin below which returns a value
~ u s taa for a
wrapped in a Maybe type which has constructors Just
positive result and Nothing for a negative result.
nonBlockingJoin ::
: : STM aa -> STM (Maybe
(Maybe a)
a)
nonBlockingJoin pattern
=

(do
(do result <<- pattern
return (Just
(Just result))
result))

STM interface. Exceptions can be thrown and caught as described
in [13].
join patterns gives a default backward
[13]. Our encoding of join
join pattern
error recovery scheme for the implementation of the join
firing mechanism because if an error occurs in the handler code
the transaction is restarted and any consumed values are returned
to ports from which they were read. The handler code however
does not execute in the STM monad so it may raise exception.
This exception will require forward error recovery which may
involve returning values to channels because this code is executed
after the transacted consumption of values from channels has
committed.

5. RELATED
RELATEDWORK
WORK
A join
join pattern library for C# called CCR was recently announced
[7] although the underlying model is quite different what is
presented here. This model exposes 'arbiters'
'arbiters' which govern how
messages are consumed (or returned) to ports. These arbiters are
the fundamental building blocks which are used to encode a
variety of communication and synchronization constructs
including a variant of join patterns. A significant difference is the
join because all handler code for join
lack of a synchronous join
patterns is asynchronously executed on a worker thread. This
requires the programmer to explicitly code in a continuation
passing style although the iterator mechanism in C# has been
exploited by the CCR to effectively get the compiler make the
continuation passing transfonn
transform automatically for the user (in the
of CLU [17]).
[17]).
style ofCLU
join
One could imagine extending Haskell with JoCaml [11]
[l 11 style join
patterns which are special language feature with special syntax.
syntax.
Here is an example of a composite join pattern from the JoCaml
manual:
apple! ()
0 II pie!
pie! ()
# let def apple!
print_string "apple
print-string
"apple pie"

=
=

or
# or

raspberry! ()
0
raspberry!
=
=

II

;

pie! ()
pie!
0

print_string "raspberry pie"
print-string

;;

Three ports are defined: apple,
apple, pie and raspberry. The composite
join pattern defines a synchronization pattern which contains two
alternatives: one which is eligible to fire when there are values
available on the ports apple and pie and the other when there are
values available on raspberry and pie. When there is only one
message on pie the system makes an internal choice e.g.
# spawn {apple
{apple ()
0 II raspberry ()
0 II pie ())
0
## ";;
-> raspberry pie

Alternatively, the system could have equally well responded with
apple pie.
pie. Expressing such patterns using the Haskell STM
encoding of join patterns seems very similar yet this approach
does not require special syntax or language extensions. However,
making join patterns concrete in the language does facilitate
facilitate
compiler analysis and optimization.

'orElse'
'orElse'

6. CONCLUSIONS
AND FUTURE
CONCLUSIONS
FUTUREWORK
WORK

(return
Nothing)
(return Nothing)

The main contribution of this paper is the realization in Haskell
STM of join combinators which model join patterns that already
exist in other languages. The embedding of Comega style join
patterns into Haskell by exploiting a library that gives a small but
powerful interface to an STM mechanism affords a great deal of

EXCEPTIONS
4.10 EXCEPTIONS
Understanding how exceptions behave in this join pattern scheme
amounts to understanding how exceptions behave in the Haskell

expressive power. Furthermore, the embedding is implemented
solely as a library without any need to extend the language and
modify the compiler. The entire source of the embedding is
compact enough to appear in several forms
forms in this paper along
with examples.
join patterns as
Several reasons conspire to aid the embedding of join
we have presented them. The very composable nature of STM in
Haskell means that we can separately define the behavior of
elements of join
join patterns and then compose them together with
&, >>>, >!
> ! > and ??. STM
powerful higher order combinators like &,
actions can be glued together and executed atomically which
allows a good separation of concerns between what to do about a
particular channel and what to do about the interaction between
all the channels. The behavior of the exception mechanism also
composes in a very pleasant way.
The type safety that Haskell provides to ensure that no sideeffecting operations can occur inside an STM operation also
greatly aids the production of robust programs. The ability to
define symbolic infix operators and exploit the type class system
join patterns that
for systematic overloading also help to produce join
are concise. We also benefit from representing join
join patterns as
expressions rather than as declarations
declarations in Comega.
Comega.
The STM mechanism proves to be very effective at allowing us to
describe conditional join patterns. These would be quite
complicated to define in terms of lower level concurrency
primitives. We were able to give very short and clear definitions
definitions
of several types of conditional join
join patterns.
The ability to perform dynamic joins over composite data
structures that contain ports (like lists) and conditional joins
makes this library more expressive than what is currently
implemented in Comega.
Comega. Furthermore,
Furthermore, in certain situations the
optimistic concurrency of a STM based implementation may yield
advantages over a more pessimistic lock-based implementation of
a finite state machine for join
join patterns. Another approach for
join patterns in a lock free manner could involve
realizing join
join machinery
implementing the state machine at the heart of the join
in languages like Comega using STM rather than explicit locks.
Even if an STM representation of join patterns is not the first
choice of an implementer we think that the transformational
transformational
semantics that they provide for join patterns is a useful model for
the programmer. Many of the join patterns we have shown could
have been written directly in the STM monad. We think that when
join pattern then
synchronization is appropriately expressible as a join
this is preferable for several reasons including the need for
intimating the programmer's intent and also giving the compiler
join patterns using a more
an opportunity to perhaps compile such join
specialized mechanism than STM.
STM.
An interesting avenue of future work suggested by one of the
anonymous reviewers is to consider the reverse experiment i.e.
join-calculus primitives in
use an optimistic implementation of join-calculus
conjunction with monitors and condition variables to try and
implement the Haskell STM mechanism. Our intuition is such an
approach would be much more complicated to implement. We
believe the value of the experiment presented in this paper is not
to do with the design of an efficient join pattern library but rather
to show that STM may be a viable idiom for capturing various
domain specific concurrency abstractions.
abstractions.

Although a Haskell based implementation is not likely to enjoy
widespread use or adoption we do believe that the model we have
presented provides a useful workbench for exploring how join
patterns can be encoded using a library based on higher order
combinators with a lock free
free implementation. Higher order
combinators can be encoded to some extent in conventional
languages using constructs like delegates in C#.
c'. Prototype
implementations of STM are available for some mainstream
languages e.g. Join Java [16]
[I61 and SXM [12]
[I21 for C#.
c'. When
translating examples from the Haskell STM world into languages
like C#
C' which rely on heavyweight operating system threads one
may need to introduce extra machinery like threadpools which are
not required in Haskell because of its support for a large number
of lightweight threads.
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